In VHDL version there is:
generic( ARST_LVL : std_logic := '0' -- asynchronous reset level );
But in documentation it is stated that the default is '1'