OpenCores
Username:
Password:

Remember me
Register

Browse

MB-Lite

Issue List
Register outputs in bin2vhd_4x8b.c #8
Closed Rythan opened this issue about 14 years ago
Rythan commented about 14 years ago

Hi, I've spent a while getting MB-Lite to compile under the Xilinx tools. I found that the trick of using 4 x 8 bit memories for dmem was necessary to prevent weird ISE synthesis crashes. I discovered a bug in bin2vhd_4x8b.c while generating these memories: do0 - do3 are asynchronous in the generated VHDL, and should be moved inside the process(clk_i) section, as they are in bin2vhd_32b.c. After I found this, simulation and synthesis were all correct. Thanks for a useful project!

takar commented about 14 years ago

Thanx for the report! I will fix this bug ASAP.

takar commented about 14 years ago

Thanks for your patience. I have just committed the updated version. Besides the weird crashes in some versions of ISE, it also turned out that in my own version the generated VHDL didn't create Block RAM but distributed RAM instead.

takar closed this about 14 years ago
Assignee
No one
Labels
Bug
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.