OpenCores
Username:
Password:

Remember me
Register

Browse

PLBv46 to Wishbone Bridge

Issue List
Access timeout never reset #2
Open cowkleaver opened this issue about 14 years ago
cowkleaver commented about 14 years ago

In user_logic.vhd the access timeout register has no default assignment and will remain set if ever triggered. Recommend access_to <= '0' before the timer comparison.

Assignee
No one
Labels
Bug
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.