OpenCores

OpenSPARC-based SoC :: Bugtracker

Issue List
L2 cache #2
Open dmitryr opened this issue over 9 years agoReminder
dmitryr commented over 9 years ago

Many modern FPGAs have enought RAM for L2. We plan to write L2 from the scratch and join it then with the OS2WB module.