OpenSPARC-based SoC
L2 cache #2
Open dmitryr opened this issue almost 15 years ago
dmitryr commented almost 15 years ago
Many modern FPGAs have enought RAM for L2. We plan to write L2 from the scratch and join it then with the OS2WB module.
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.