OpenCores

FPGA remote slow control via UART 16550

Clone Project
Branch: master
uart_fpga_slow_control
/
documents
/
HardwareDescription.txt
10 lines | 269 B
1
2
3
4
5
6
7
8
9
Remember to add a voltage translator buffer:
!! none of the FPGAs on the market are 12V tolerant !!

~ use a MAX3224 chip for example
Timing      

In case an external clock is needed to drive the UART:

~ use a 29.4912 MHz Oscillator like ASV-29.4912MHZ-EJ-T