FPGA remote slow control via UART 16550

1
2
3
4
5
6
7
8
9
10
11
12
<h3>Buffering</h3>

<p>Remember to add a voltage translator buffer:</p>
<b>!! none of the FPGAs on the market are 12V tolerant !!</b>

<p>~ use a MAX3224 chip for example</p>

<h3>Timing</h3>      

<p>In case an external clock is needed to drive the UART:</p>

<p>~ use a 29.4912 MHz Oscillator like ASV-29.4912MHZ-EJ-T</p>