USB 1.1 Host and Function IP core
wishbone signals #2
Open wilwan01 opened this issue about 14 years ago
wilwan01 commented about 14 years ago
The wishbone ack and r/ data signal are fed back on the same cycle as the strobe signal, should be delayed for a cycle if wishbone compliant?
martin_green commented over 10 years ago
you are correct, do you need the file for that? I sent it to Steve Fielding
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.