OpenCores

USB 1.1 Host and Function IP core

Issue List
Synopsys ASIC flow doesn't work #3
Open wilwan01 opened this issue over 11 years ago
wilwan01 commented over 11 years ago

Simulation all runs fine, but mismatches found between gate-level and RTL simulations.


Assignee
No one
Labels
Bug