USB 1.1 Host and Function IP core
Synopsys ASIC flow doesn't work #3
Open wilwan01 opened this issue almost 15 years ago
wilwan01 commented almost 15 years ago
Simulation all runs fine, but mismatches found between gate-level and RTL simulations.
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.