Wishbone protocol to axi4 protocol

Hi, The sram model misses the NRE pin to indicate the read event. By the way, the the sram is one clock, single port. The read enable is from the wb_clk domain, needs a logic to catch the edge with axi_clk domain.

Thanks Alex