reset input is REQUIRED, it should clear the axi master logic, fifos etc etc
A synchronous reset has been added, and now verified. It is a positive logic reset, though, and not one with negative logic.
hi good, but positive logic means unfortunatly that for vivado a there is a need for a dummy wrapper that inverts reset logic :(
Would a parameter controlling which type of reset was used meet your purpose?