Written in:Stage:License:Wishbone version:
Arithmetic core 40
Prototype board 9
Communication controller 75
Coprocessor 4
Crypto core 31
DSP core 15
ECC core 8
Library 6
Memory core 19
Other 41
Processor 82
System on Chip 24
System controller 9
Testing / Verification 8
Video controller 15
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.