OpenCores
Written in: Stage: License: Wishbone version:

marked with *

Arithmetic core 45

Prototype board 8

Communication controller 84

Coprocessor 1

Crypto core 44

DSP core 17

ECC core 8

Library 8

Memory core 14

Other 43

Processor 83

System on Chip 30

System controller 8

Testing / Verification 9

Video controller 16

© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.