OpenCores
Written in: Stage: License: Wishbone version:

marked with *

Arithmetic core 37

Prototype board 8

Communication controller 81

Coprocessor 4

Crypto core 22

DSP core 13

ECC core 12

Library 7

Memory core 24

Other 46

Processor 83

System on Chip 33

System on Module 2

System controller 5

Testing / Verification 17

Video controller 19

© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.