OpenCores
Written in: Stage: License: Wishbone version:

marked with *

Arithmetic core 38

Prototype board 8

Communication controller 83

Coprocessor 4

Crypto core 22

DSP core 12

ECC core 13

Library 7

Memory core 23

Other 45

Processor 82

System on Chip 33

System on Module 2

System controller 5

Testing / Verification 17

Video controller 18

© copyright 1999-2017 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.