OpenCores
Written in: Stage: License: Wishbone version:

marked with *

Arithmetic core 22

Prototype board 4

Communication controller 25

Coprocessor 1

Crypto core 11

DSP core 6

ECC core 2

Library 2

Memory core 3

Other 15

Processor 35

System on Chip 16

System on Module 1

System controller 6

Testing / Verification 8

Video controller 6

© copyright 1999-2017 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.