OpenCores
Written in: Stage: License: Wishbone version:

marked with *

Arithmetic core 18

Prototype board 7

Communication controller 44

Coprocessor 1

Crypto core 12

DSP core 6

ECC core 5

Library 4

Memory core 9

Other 27

Processor 46

System on Chip 16

System on Module 1

System controller 1

Testing / Verification 8

Video controller 12

© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.