OpenCores
Written in: Stage: License: Wishbone version:

marked with *

Arithmetic core 45

Prototype board 22

Communication controller 87

Coprocessor 3

Crypto core 42

DSP core 25

ECC core 13

Library 6

Memory core 27

Other 47

Processor 82

System on Chip 27

System controller 11

Testing / Verification 12

Video controller 21

© copyright 1999-2017 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.