OpenCores
Written in: Stage: License: Wishbone version:

marked with *

Arithmetic core 43

Prototype board 21

Communication controller 87

Coprocessor 3

Crypto core 42

DSP core 25

ECC core 12

Library 6

Memory core 27

Other 47

Processor 81

System on Chip 27

System controller 11

Testing / Verification 11

Video controller 21

© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.