OpenCores

Subversion Repositories uart2bus_testbench

[/] [uart2bus_testbench/] [further_enhancement] - Rev 12

Compare with Previous | Blame | View Log

Add general test that includes the all sequences and do general coverage driven verification
Add uvm command line parser to define the type of the simulation either coverage driven or simulation based
Add python script to run the simulation

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2017 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.