1 |
3 |
kuzmi4 |
//------------------------------------------------------------------------------
|
2 |
|
|
// Title : Synchronous Reset generation flip-flop pair
|
3 |
|
|
// Project : Tri-Mode ethernet MAC
|
4 |
|
|
//------------------------------------------------------------------------------
|
5 |
|
|
// File : tri_mode_ethernet_mac_0_reset_sync.v
|
6 |
|
|
// Author : Xilinx, Inc.
|
7 |
|
|
//------------------------------------------------------------------------------
|
8 |
|
|
// Description: All flip-flops have the same asynchronous reset signal.
|
9 |
|
|
// Together the flops create a minimum of a 1 clock period
|
10 |
|
|
// duration pulse which is used for synchronous reset.
|
11 |
|
|
//
|
12 |
|
|
// The flops are placed, using the ASYNC_REG atrtribute, into the
|
13 |
|
|
// same slice.
|
14 |
|
|
//
|
15 |
|
|
// -----------------------------------------------------------------------------
|
16 |
|
|
// (c) Copyright 2006-2008 Xilinx, Inc. All rights reserved.
|
17 |
|
|
//
|
18 |
|
|
// This file contains confidential and proprietary information
|
19 |
|
|
// of Xilinx, Inc. and is protected under U.S. and
|
20 |
|
|
// international copyright and other intellectual property
|
21 |
|
|
// laws.
|
22 |
|
|
//
|
23 |
|
|
// DISCLAIMER
|
24 |
|
|
// This disclaimer is not a license and does not grant any
|
25 |
|
|
// rights to the materials distributed herewith. Except as
|
26 |
|
|
// otherwise provided in a valid license issued to you by
|
27 |
|
|
// Xilinx, and to the maximum extent permitted by applicable
|
28 |
|
|
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
|
29 |
|
|
// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
|
30 |
|
|
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
|
31 |
|
|
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
|
32 |
|
|
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
|
33 |
|
|
// (2) Xilinx shall not be liable (whether in contract or tort,
|
34 |
|
|
// including negligence, or under any other theory of
|
35 |
|
|
// liability) for any loss or damage of any kind or nature
|
36 |
|
|
// related to, arising under or in connection with these
|
37 |
|
|
// materials, including for any direct, or any indirect,
|
38 |
|
|
// special, incidental, or consequential loss or damage
|
39 |
|
|
// (including loss of data, profits, goodwill, or any type of
|
40 |
|
|
// loss or damage suffered as a result of any action brought
|
41 |
|
|
// by a third party) even if such damage or loss was
|
42 |
|
|
// reasonably foreseeable or Xilinx had been advised of the
|
43 |
|
|
// possibility of the same.
|
44 |
|
|
//
|
45 |
|
|
// CRITICAL APPLICATIONS
|
46 |
|
|
// Xilinx products are not designed or intended to be fail-
|
47 |
|
|
// safe, or for use in any application requiring fail-safe
|
48 |
|
|
// performance, such as life-support or safety devices or
|
49 |
|
|
// systems, Class III medical devices, nuclear facilities,
|
50 |
|
|
// applications related to the deployment of airbags, or any
|
51 |
|
|
// other applications that could lead to death, personal
|
52 |
|
|
// injury, or severe property or environmental damage
|
53 |
|
|
// (individually and collectively, "Critical
|
54 |
|
|
// Applications"). Customer assumes the sole risk and
|
55 |
|
|
// liability of any use of Xilinx products in Critical
|
56 |
|
|
// Applications, subject only to applicable laws and
|
57 |
|
|
// regulations governing limitations on product liability.
|
58 |
|
|
//
|
59 |
|
|
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
|
60 |
|
|
// PART OF THIS FILE AT ALL TIMES.
|
61 |
|
|
// -----------------------------------------------------------------------------
|
62 |
|
|
|
63 |
|
|
`timescale 1ps/1ps
|
64 |
|
|
|
65 |
|
|
(* dont_touch = "yes" *)
|
66 |
|
|
module tri_mode_ethernet_mac_0_reset_sync #(
|
67 |
|
|
parameter INITIALISE = 1'b1,
|
68 |
|
|
parameter DEPTH = 5
|
69 |
|
|
)
|
70 |
|
|
(
|
71 |
|
|
input reset_in,
|
72 |
|
|
input clk,
|
73 |
|
|
input enable,
|
74 |
|
|
output reset_out
|
75 |
|
|
);
|
76 |
|
|
|
77 |
|
|
|
78 |
|
|
wire reset_sync_reg0;
|
79 |
|
|
wire reset_sync_reg1;
|
80 |
|
|
wire reset_sync_reg2;
|
81 |
|
|
wire reset_sync_reg3;
|
82 |
|
|
wire reset_sync_reg4;
|
83 |
|
|
|
84 |
|
|
(* ASYNC_REG = "TRUE", SHREG_EXTRACT = "NO" *)
|
85 |
|
|
FDPE #(
|
86 |
|
|
.INIT (INITIALISE[0])
|
87 |
|
|
) reset_sync0 (
|
88 |
|
|
.C (clk),
|
89 |
|
|
.CE (enable),
|
90 |
|
|
.PRE(reset_in),
|
91 |
|
|
.D (1'b0),
|
92 |
|
|
.Q (reset_sync_reg0)
|
93 |
|
|
);
|
94 |
|
|
|
95 |
|
|
(* ASYNC_REG = "TRUE", SHREG_EXTRACT = "NO" *)
|
96 |
|
|
FDPE #(
|
97 |
|
|
.INIT (INITIALISE[0])
|
98 |
|
|
) reset_sync1 (
|
99 |
|
|
.C (clk),
|
100 |
|
|
.CE (enable),
|
101 |
|
|
.PRE(reset_in),
|
102 |
|
|
.D (reset_sync_reg0),
|
103 |
|
|
.Q (reset_sync_reg1)
|
104 |
|
|
);
|
105 |
|
|
|
106 |
|
|
(* ASYNC_REG = "TRUE", SHREG_EXTRACT = "NO" *)
|
107 |
|
|
FDPE #(
|
108 |
|
|
.INIT (INITIALISE[0])
|
109 |
|
|
) reset_sync2 (
|
110 |
|
|
.C (clk),
|
111 |
|
|
.CE (enable),
|
112 |
|
|
.PRE(reset_in),
|
113 |
|
|
.D (reset_sync_reg1),
|
114 |
|
|
.Q (reset_sync_reg2)
|
115 |
|
|
);
|
116 |
|
|
|
117 |
|
|
(* ASYNC_REG = "TRUE", SHREG_EXTRACT = "NO" *)
|
118 |
|
|
FDPE #(
|
119 |
|
|
.INIT (INITIALISE[0])
|
120 |
|
|
) reset_sync3 (
|
121 |
|
|
.C (clk),
|
122 |
|
|
.CE (enable),
|
123 |
|
|
.PRE(reset_in),
|
124 |
|
|
.D (reset_sync_reg2),
|
125 |
|
|
.Q (reset_sync_reg3)
|
126 |
|
|
);
|
127 |
|
|
|
128 |
|
|
(* ASYNC_REG = "TRUE", SHREG_EXTRACT = "NO" *)
|
129 |
|
|
FDPE #(
|
130 |
|
|
.INIT (INITIALISE[0])
|
131 |
|
|
) reset_sync4 (
|
132 |
|
|
.C (clk),
|
133 |
|
|
.CE (enable),
|
134 |
|
|
.PRE(reset_in),
|
135 |
|
|
.D (reset_sync_reg3),
|
136 |
|
|
.Q (reset_sync_reg4)
|
137 |
|
|
);
|
138 |
|
|
|
139 |
|
|
|
140 |
|
|
assign reset_out = reset_sync_reg4;
|
141 |
|
|
|
142 |
|
|
|
143 |
|
|
endmodule
|