Subversion Repositories 1g_ethernet_dpi

// file: tri_mode_ethernet_mac_0_clk_wiz.v

//

// -----------------------------------------------------------------------------

// (c) Copyright 2008-2013 Xilinx, Inc. All rights reserved.

//

// This file contains confidential and proprietary information

// of Xilinx, Inc. and is protected under U.S. and

// international copyright and other intellectual property

// laws.

//

// DISCLAIMER

// This disclaimer is not a license and does not grant any

// rights to the materials distributed herewith. Except as

// otherwise provided in a valid license issued to you by

// Xilinx, and to the maximum extent permitted by applicable

// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND

// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES

// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING

// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-

// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and

// (2) Xilinx shall not be liable (whether in contract or tort,

// including negligence, or under any other theory of

// liability) for any loss or damage of any kind or nature

// related to, arising under or in connection with these

// materials, including for any direct, or any indirect,

// special, incidental, or consequential loss or damage

// (including loss of data, profits, goodwill, or any type of

// loss or damage suffered as a result of any action brought

// by a third party) even if such damage or loss was

// reasonably foreseeable or Xilinx had been advised of the

// possibility of the same.

//

// CRITICAL APPLICATIONS

// Xilinx products are not designed or intended to be fail-

// safe, or for use in any application requiring fail-safe

// performance, such as life-support or safety devices or

// systems, Class III medical devices, nuclear facilities,

// applications related to the deployment of airbags, or any

// other applications that could lead to death, personal

// injury, or severe property or environmental damage

// (individually and collectively, "Critical

// Applications"). Customer assumes the sole risk and

// liability of any use of Xilinx products in Critical

// Applications, subject only to applicable laws and

// regulations governing limitations on product liability.

//

// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS

// PART OF THIS FILE AT ALL TIMES. 

// -----------------------------------------------------------------------------

//----------------------------------------------------------------------------

// User entered comments

//----------------------------------------------------------------------------

// None

//

//----------------------------------------------------------------------------

// Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase

// Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)

//----------------------------------------------------------------------------

// CLK_OUT1   125.000      0.000      50.0       91.364     85.928

// CLK_OUT2   100.000      0.000      50.0       70.716     85.928

// CLK_OUT2   200.000      0.000      50.0            

//

//----------------------------------------------------------------------------

// Input Clock   Input Freq (MHz)   Input Jitter (UI)

//----------------------------------------------------------------------------

// primary         200.000            0.010

`timescale 1ps/1ps

module tri_mode_ethernet_mac_0_clk_wiz

 (// Clock in ports

  input         CLK_IN1,

  // Clock out ports

  output        CLK_OUT1,

  output        CLK_OUT2,

  output        CLK_OUT3,

  // Status and control signals

  input         RESET,

  output        LOCKED

 );

  // Clocking primitive

  //------------------------------------

  // Instantiation of the MMCM primitive

  //    * Unused inputs are tied off

  //    * Unused outputs are labeled unused

  wire [15:0] do_unused;

  wire        drdy_unused;

  wire        psdone_unused;

  wire        clkfbout;

  wire        clkfboutb_unused;

  wire        clkout0b_unused;

  wire        clkout1b_unused;

  wire        clkout2b_unused;

  wire        clkout3_unused;

  wire        clkout3b_unused;

  wire        clkout4_unused;

  wire        clkout5_unused;

  wire        clkout6_unused;

  wire        clkfbstopped_unused;

  wire        clkinstopped_unused;

    MMCME2_ADV

  #(.BANDWIDTH            ("OPTIMIZED"),

    .COMPENSATION         ("ZHOLD"),

    .DIVCLK_DIVIDE        (1),

    .CLKFBOUT_MULT_F      (5.000),

    .CLKFBOUT_PHASE       (0.000),

    .CLKOUT0_DIVIDE_F     (8.000),

    .CLKOUT0_PHASE        (0.000),

    .CLKOUT0_DUTY_CYCLE   (0.500),

    .CLKOUT1_DIVIDE       (10),

    .CLKOUT1_PHASE        (0.000),

    .CLKOUT1_DUTY_CYCLE   (0.500),

    .CLKOUT2_DIVIDE       (5),

    .CLKOUT2_PHASE        (0.000),

    .CLKOUT2_DUTY_CYCLE   (0.500),

    .CLKIN1_PERIOD        (5.000),

    .REF_JITTER1          (0.010))

  mmcm_adv_inst

    // Output clocks

   (.CLKFBOUT            (clkfbout),

    .CLKFBOUTB           (clkfboutb_unused),

    .CLKOUT0             (clkout0),

    .CLKOUT0B            (clkout0b_unused),

    .CLKOUT1             (clkout1),

    .CLKOUT1B            (clkout1b_unused),

    .CLKOUT2             (clkout2),

    .CLKOUT2B            (clkout2b_unused),

    .CLKOUT3             (clkout3_unused),

    .CLKOUT3B            (clkout3b_unused),

    .CLKOUT4             (clkout4_unused),

    .CLKOUT5             (clkout5_unused),

    .CLKOUT6             (clkout6_unused),

     // Input clock control

    .CLKFBIN             (clkfbout),

    .CLKIN1              (CLK_IN1),

    .CLKIN2              (1'b0),

     // Tied to always select the primary input clock

    .CLKINSEL            (1'b1),

    // Ports for dynamic reconfiguration

    .DADDR               (7'h0),

    .DCLK                (1'b0),

    .DEN                 (1'b0),

    .DI                  (16'h0),

    .DO                  (do_unused),

    .DRDY                (drdy_unused),

    .DWE                 (1'b0),

    // Ports for dynamic phase shift

    .PSCLK               (1'b0),

    .PSEN                (1'b0),

    .PSINCDEC            (1'b0),

    .PSDONE              (psdone_unused),

    // Other control and status signals

    .LOCKED              (LOCKED),

    .CLKINSTOPPED        (clkinstopped_unused),

    .CLKFBSTOPPED        (clkfbstopped_unused),

    .PWRDWN              (1'b0),

    .RST                 (RESET));

  // Output buffering

  //-----------------------------------

  BUFGCE clkout1_buf

   (.O   (CLK_OUT1),

    .CE  (1'b1),

    .I   (clkout0));

  BUFGCE clkout2_buf

   (.O   (CLK_OUT2),

    .CE  (1'b1),

    .I   (clkout1));

  BUFGCE clkout3_buf

   (.O   (CLK_OUT3),

    .CE  (1'b1),

    .I   (clkout2));

endmodule