OpenCores
URL https://opencores.org/ocsvn/1g_ethernet_dpi/1g_ethernet_dpi/trunk

Subversion Repositories 1g_ethernet_dpi

[/] [1g_ethernet_dpi/] [tags/] [v0.0/] [sw/] [dev/] [test_main/] [src/] [_hdl/] [bsp/] [libsrc/] [standalone_v5_3/] [src/] [xil_cache.c] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 kuzmi4
/******************************************************************************
2
*
3
* Copyright (C) 2009 - 2014 Xilinx, Inc. All rights reserved.
4
*
5
* Permission is hereby granted, free of charge, to any person obtaining a copy
6
* of this software and associated documentation files (the "Software"), to deal
7
* in the Software without restriction, including without limitation the rights
8
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
9
* copies of the Software, and to permit persons to whom the Software is
10
* furnished to do so, subject to the following conditions:
11
*
12
* The above copyright notice and this permission notice shall be included in
13
* all copies or substantial portions of the Software.
14
*
15
* Use of the Software is limited solely to applications:
16
* (a) running on a Xilinx device, or
17
* (b) that interact with a Xilinx device through a bus or interconnect.
18
*
19
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
20
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
21
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
22
* XILINX  BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
23
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
24
* OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
25
* SOFTWARE.
26
*
27
* Except as contained in this notice, the name of the Xilinx shall not be used
28
* in advertising or otherwise to promote the sale, use or other dealings in
29
* this Software without prior written authorization from Xilinx.
30
*
31
******************************************************************************/
32
/*****************************************************************************/
33
/**
34
*
35
* @file xil_cache.c
36
*
37
* This contains implementation of cache related driver functions.
38
*
39
* <pre>
40
* MODIFICATION HISTORY:
41
*
42
* Ver   Who  Date     Changes
43
* ----- ---- -------- -------------------------------------------------------
44
* 1.00  hbm  07/28/09 Initial release
45
* 3.10  asa  05/04/13 This version of MicroBlaze BSP adds support for system
46
*                                         cache/L2 cache. Existing APIs in this file are modified
47
*                                         to add support for L2 cache.
48
*                                         These changes are done for implementing PR #697214.
49
* </pre>
50
*
51
* @note
52
*
53
* None.
54
*
55
******************************************************************************/
56
 
57
#include "xil_cache.h"
58
 
59
 
60
/****************************************************************************/
61
/**
62
*
63
* Disable the data cache.
64
*
65
* @param    None
66
*
67
* @return   None.
68
*
69
****************************************************************************/
70
void Xil_DCacheDisable(void)
71
{
72
        Xil_DCacheFlush();
73
        Xil_DCacheInvalidate();
74
        Xil_L1DCacheDisable();
75
}
76
 
77
/****************************************************************************/
78
/**
79
*
80
* Disable the instruction cache.
81
*
82
* @param    None
83
*
84
* @return   None.
85
*
86
* @note
87
*
88
*
89
****************************************************************************/
90
void Xil_ICacheDisable(void)
91
{
92
        Xil_ICacheInvalidate();
93
        Xil_L1ICacheDisable();
94
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.