OpenCores
URL https://opencores.org/ocsvn/2d_game_console/2d_game_console/trunk

Subversion Repositories 2d_game_console

[/] [2d_game_console/] [trunk/] [Processor_ModelSim/] [IP_COMPARE.vhd] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 lucas.vbal
-- megafunction wizard: %LPM_COMPARE%
2
-- GENERATION: STANDARD
3
-- VERSION: WM1.0
4
-- MODULE: LPM_COMPARE 
5
 
6
-- ============================================================
7
-- File Name: IP_COMPARE.vhd
8
-- Megafunction Name(s):
9
--                      LPM_COMPARE
10
--
11
-- Simulation Library Files(s):
12
--                      lpm
13
-- ============================================================
14
-- ************************************************************
15
-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
16
--
17
-- 17.0.0 Build 595 04/25/2017 SJ Lite Edition
18
-- ************************************************************
19
 
20
 
21
--Copyright (C) 2017  Intel Corporation. All rights reserved.
22
--Your use of Intel Corporation's design tools, logic functions 
23
--and other software and tools, and its AMPP partner logic 
24
--functions, and any output files from any of the foregoing 
25
--(including device programming or simulation files), and any 
26
--associated documentation or information are expressly subject 
27
--to the terms and conditions of the Intel Program License 
28
--Subscription Agreement, the Intel Quartus Prime License Agreement,
29
--the Intel MegaCore Function License Agreement, or other 
30
--applicable license agreement, including, without limitation, 
31
--that your use is for the sole purpose of programming logic 
32
--devices manufactured by Intel and sold by Intel or its 
33
--authorized distributors.  Please refer to the applicable 
34
--agreement for further details.
35
 
36
 
37
LIBRARY ieee;
38
USE ieee.std_logic_1164.all;
39
 
40
LIBRARY lpm;
41
USE lpm.all;
42
 
43
ENTITY IP_COMPARE IS
44
        PORT
45
        (
46
                clock           : IN STD_LOGIC ;
47
                dataa           : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
48
                datab           : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
49
                aeb             : OUT STD_LOGIC ;
50
                agb             : OUT STD_LOGIC ;
51
                alb             : OUT STD_LOGIC
52
        );
53
END IP_COMPARE;
54
 
55
 
56
ARCHITECTURE SYN OF ip_compare IS
57
 
58
        SIGNAL sub_wire0        : STD_LOGIC ;
59
        SIGNAL sub_wire1        : STD_LOGIC ;
60
        SIGNAL sub_wire2        : STD_LOGIC ;
61
 
62
 
63
 
64
        COMPONENT lpm_compare
65
        GENERIC (
66
                lpm_pipeline            : NATURAL;
67
                lpm_representation              : STRING;
68
                lpm_type                : STRING;
69
                lpm_width               : NATURAL
70
        );
71
        PORT (
72
                        clock   : IN STD_LOGIC ;
73
                        dataa   : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
74
                        datab   : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
75
                        aeb     : OUT STD_LOGIC ;
76
                        agb     : OUT STD_LOGIC ;
77
                        alb     : OUT STD_LOGIC
78
        );
79
        END COMPONENT;
80
 
81
BEGIN
82
        aeb    <= sub_wire0;
83
        agb    <= sub_wire1;
84
        alb    <= sub_wire2;
85
 
86
        LPM_COMPARE_component : LPM_COMPARE
87
        GENERIC MAP (
88
                lpm_pipeline => 1,
89
                lpm_representation => "SIGNED",
90
                lpm_type => "LPM_COMPARE",
91
                lpm_width => 16
92
        )
93
        PORT MAP (
94
                clock => clock,
95
                dataa => dataa,
96
                datab => datab,
97
                aeb => sub_wire0,
98
                agb => sub_wire1,
99
                alb => sub_wire2
100
        );
101
 
102
 
103
 
104
END SYN;
105
 
106
-- ============================================================
107
-- CNX file retrieval info
108
-- ============================================================
109
-- Retrieval info: PRIVATE: AeqB NUMERIC "1"
110
-- Retrieval info: PRIVATE: AgeB NUMERIC "0"
111
-- Retrieval info: PRIVATE: AgtB NUMERIC "1"
112
-- Retrieval info: PRIVATE: AleB NUMERIC "0"
113
-- Retrieval info: PRIVATE: AltB NUMERIC "1"
114
-- Retrieval info: PRIVATE: AneB NUMERIC "0"
115
-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
116
-- Retrieval info: PRIVATE: LPM_PIPELINE NUMERIC "1"
117
-- Retrieval info: PRIVATE: Latency NUMERIC "1"
118
-- Retrieval info: PRIVATE: PortBValue NUMERIC "0"
119
-- Retrieval info: PRIVATE: Radix NUMERIC "10"
120
-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
121
-- Retrieval info: PRIVATE: SignedCompare NUMERIC "1"
122
-- Retrieval info: PRIVATE: aclr NUMERIC "0"
123
-- Retrieval info: PRIVATE: clken NUMERIC "0"
124
-- Retrieval info: PRIVATE: isPortBConstant NUMERIC "0"
125
-- Retrieval info: PRIVATE: nBit NUMERIC "16"
126
-- Retrieval info: PRIVATE: new_diagram STRING "1"
127
-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all
128
-- Retrieval info: CONSTANT: LPM_PIPELINE NUMERIC "1"
129
-- Retrieval info: CONSTANT: LPM_REPRESENTATION STRING "SIGNED"
130
-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_COMPARE"
131
-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "16"
132
-- Retrieval info: USED_PORT: aeb 0 0 0 0 OUTPUT NODEFVAL "aeb"
133
-- Retrieval info: USED_PORT: agb 0 0 0 0 OUTPUT NODEFVAL "agb"
134
-- Retrieval info: USED_PORT: alb 0 0 0 0 OUTPUT NODEFVAL "alb"
135
-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL "clock"
136
-- Retrieval info: USED_PORT: dataa 0 0 16 0 INPUT NODEFVAL "dataa[15..0]"
137
-- Retrieval info: USED_PORT: datab 0 0 16 0 INPUT NODEFVAL "datab[15..0]"
138
-- Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0
139
-- Retrieval info: CONNECT: @dataa 0 0 16 0 dataa 0 0 16 0
140
-- Retrieval info: CONNECT: @datab 0 0 16 0 datab 0 0 16 0
141
-- Retrieval info: CONNECT: aeb 0 0 0 0 @aeb 0 0 0 0
142
-- Retrieval info: CONNECT: agb 0 0 0 0 @agb 0 0 0 0
143
-- Retrieval info: CONNECT: alb 0 0 0 0 @alb 0 0 0 0
144
-- Retrieval info: GEN_FILE: TYPE_NORMAL IP_COMPARE.vhd TRUE
145
-- Retrieval info: GEN_FILE: TYPE_NORMAL IP_COMPARE.inc FALSE
146
-- Retrieval info: GEN_FILE: TYPE_NORMAL IP_COMPARE.cmp TRUE
147
-- Retrieval info: GEN_FILE: TYPE_NORMAL IP_COMPARE.bsf FALSE
148
-- Retrieval info: GEN_FILE: TYPE_NORMAL IP_COMPARE_inst.vhd FALSE
149
-- Retrieval info: LIB_FILE: lpm

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.