OpenCores
URL https://opencores.org/ocsvn/2d_game_console/2d_game_console/trunk

Subversion Repositories 2d_game_console

[/] [2d_game_console/] [trunk/] [Processor_ModelSim/] [IP_DIVIDE.vhd] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 lucas.vbal
-- megafunction wizard: %LPM_DIVIDE%
2
-- GENERATION: STANDARD
3
-- VERSION: WM1.0
4
-- MODULE: LPM_DIVIDE 
5
 
6
-- ============================================================
7
-- File Name: IP_DIVIDE.vhd
8
-- Megafunction Name(s):
9
--                      LPM_DIVIDE
10
--
11
-- Simulation Library Files(s):
12
--                      lpm
13
-- ============================================================
14
-- ************************************************************
15
-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
16
--
17
-- 17.0.0 Build 595 04/25/2017 SJ Lite Edition
18
-- ************************************************************
19
 
20
 
21
--Copyright (C) 2017  Intel Corporation. All rights reserved.
22
--Your use of Intel Corporation's design tools, logic functions 
23
--and other software and tools, and its AMPP partner logic 
24
--functions, and any output files from any of the foregoing 
25
--(including device programming or simulation files), and any 
26
--associated documentation or information are expressly subject 
27
--to the terms and conditions of the Intel Program License 
28
--Subscription Agreement, the Intel Quartus Prime License Agreement,
29
--the Intel MegaCore Function License Agreement, or other 
30
--applicable license agreement, including, without limitation, 
31
--that your use is for the sole purpose of programming logic 
32
--devices manufactured by Intel and sold by Intel or its 
33
--authorized distributors.  Please refer to the applicable 
34
--agreement for further details.
35
 
36
 
37
LIBRARY ieee;
38
USE ieee.std_logic_1164.all;
39
 
40
LIBRARY lpm;
41
USE lpm.all;
42
 
43
ENTITY IP_DIVIDE IS
44
        PORT
45
        (
46
                clock           : IN STD_LOGIC ;
47
                denom           : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
48
                numer           : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
49
                quotient                : OUT STD_LOGIC_VECTOR (15 DOWNTO 0);
50
                remain          : OUT STD_LOGIC_VECTOR (15 DOWNTO 0)
51
        );
52
END IP_DIVIDE;
53
 
54
 
55
ARCHITECTURE SYN OF ip_divide IS
56
 
57
        SIGNAL sub_wire0        : STD_LOGIC_VECTOR (15 DOWNTO 0);
58
        SIGNAL sub_wire1        : STD_LOGIC_VECTOR (15 DOWNTO 0);
59
 
60
 
61
 
62
        COMPONENT lpm_divide
63
        GENERIC (
64
                lpm_drepresentation             : STRING;
65
                lpm_hint                : STRING;
66
                lpm_nrepresentation             : STRING;
67
                lpm_pipeline            : NATURAL;
68
                lpm_type                : STRING;
69
                lpm_widthd              : NATURAL;
70
                lpm_widthn              : NATURAL
71
        );
72
        PORT (
73
                        clock   : IN STD_LOGIC ;
74
                        denom   : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
75
                        numer   : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
76
                        quotient        : OUT STD_LOGIC_VECTOR (15 DOWNTO 0);
77
                        remain  : OUT STD_LOGIC_VECTOR (15 DOWNTO 0)
78
        );
79
        END COMPONENT;
80
 
81
BEGIN
82
        quotient    <= sub_wire0(15 DOWNTO 0);
83
        remain    <= sub_wire1(15 DOWNTO 0);
84
 
85
        LPM_DIVIDE_component : LPM_DIVIDE
86
        GENERIC MAP (
87
                lpm_drepresentation => "SIGNED",
88
                lpm_hint => "LPM_REMAINDERPOSITIVE=TRUE",
89
                lpm_nrepresentation => "SIGNED",
90
                lpm_pipeline => 4,
91
                lpm_type => "LPM_DIVIDE",
92
                lpm_widthd => 16,
93
                lpm_widthn => 16
94
        )
95
        PORT MAP (
96
                clock => clock,
97
                denom => denom,
98
                numer => numer,
99
                quotient => sub_wire0,
100
                remain => sub_wire1
101
        );
102
 
103
 
104
 
105
END SYN;
106
 
107
-- ============================================================
108
-- CNX file retrieval info
109
-- ============================================================
110
-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
111
-- Retrieval info: PRIVATE: PRIVATE_LPM_REMAINDERPOSITIVE STRING "TRUE"
112
-- Retrieval info: PRIVATE: PRIVATE_MAXIMIZE_SPEED NUMERIC "-1"
113
-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
114
-- Retrieval info: PRIVATE: USING_PIPELINE NUMERIC "1"
115
-- Retrieval info: PRIVATE: VERSION_NUMBER NUMERIC "2"
116
-- Retrieval info: PRIVATE: new_diagram STRING "1"
117
-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all
118
-- Retrieval info: CONSTANT: LPM_DREPRESENTATION STRING "SIGNED"
119
-- Retrieval info: CONSTANT: LPM_HINT STRING "LPM_REMAINDERPOSITIVE=TRUE"
120
-- Retrieval info: CONSTANT: LPM_NREPRESENTATION STRING "SIGNED"
121
-- Retrieval info: CONSTANT: LPM_PIPELINE NUMERIC "4"
122
-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_DIVIDE"
123
-- Retrieval info: CONSTANT: LPM_WIDTHD NUMERIC "16"
124
-- Retrieval info: CONSTANT: LPM_WIDTHN NUMERIC "16"
125
-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL "clock"
126
-- Retrieval info: USED_PORT: denom 0 0 16 0 INPUT NODEFVAL "denom[15..0]"
127
-- Retrieval info: USED_PORT: numer 0 0 16 0 INPUT NODEFVAL "numer[15..0]"
128
-- Retrieval info: USED_PORT: quotient 0 0 16 0 OUTPUT NODEFVAL "quotient[15..0]"
129
-- Retrieval info: USED_PORT: remain 0 0 16 0 OUTPUT NODEFVAL "remain[15..0]"
130
-- Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0
131
-- Retrieval info: CONNECT: @denom 0 0 16 0 denom 0 0 16 0
132
-- Retrieval info: CONNECT: @numer 0 0 16 0 numer 0 0 16 0
133
-- Retrieval info: CONNECT: quotient 0 0 16 0 @quotient 0 0 16 0
134
-- Retrieval info: CONNECT: remain 0 0 16 0 @remain 0 0 16 0
135
-- Retrieval info: GEN_FILE: TYPE_NORMAL IP_DIVIDE.vhd TRUE
136
-- Retrieval info: GEN_FILE: TYPE_NORMAL IP_DIVIDE.inc FALSE
137
-- Retrieval info: GEN_FILE: TYPE_NORMAL IP_DIVIDE.cmp TRUE
138
-- Retrieval info: GEN_FILE: TYPE_NORMAL IP_DIVIDE.bsf FALSE
139
-- Retrieval info: GEN_FILE: TYPE_NORMAL IP_DIVIDE_inst.vhd FALSE
140
-- Retrieval info: LIB_FILE: lpm

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.