OpenCores
URL https://opencores.org/ocsvn/2d_game_console/2d_game_console/trunk

Subversion Repositories 2d_game_console

[/] [2d_game_console/] [trunk/] [Processor_ModelSim/] [IP_PLL.vhd] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 lucas.vbal
-- megafunction wizard: %ALTPLL%
2
-- GENERATION: STANDARD
3
-- VERSION: WM1.0
4
-- MODULE: altpll 
5
 
6
-- ============================================================
7
-- File Name: IP_PLL.vhd
8
-- Megafunction Name(s):
9
--                      altpll
10
--
11
-- Simulation Library Files(s):
12
--                      altera_mf
13
-- ============================================================
14
-- ************************************************************
15
-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
16
--
17
-- 17.0.0 Build 595 04/25/2017 SJ Lite Edition
18
-- ************************************************************
19
 
20
 
21
--Copyright (C) 2017  Intel Corporation. All rights reserved.
22
--Your use of Intel Corporation's design tools, logic functions 
23
--and other software and tools, and its AMPP partner logic 
24
--functions, and any output files from any of the foregoing 
25
--(including device programming or simulation files), and any 
26
--associated documentation or information are expressly subject 
27
--to the terms and conditions of the Intel Program License 
28
--Subscription Agreement, the Intel Quartus Prime License Agreement,
29
--the Intel MegaCore Function License Agreement, or other 
30
--applicable license agreement, including, without limitation, 
31
--that your use is for the sole purpose of programming logic 
32
--devices manufactured by Intel and sold by Intel or its 
33
--authorized distributors.  Please refer to the applicable 
34
--agreement for further details.
35
 
36
 
37
LIBRARY ieee;
38
USE ieee.std_logic_1164.all;
39
 
40
LIBRARY altera_mf;
41
USE altera_mf.all;
42
 
43
ENTITY IP_PLL IS
44
        PORT
45
        (
46
                inclk0          : IN STD_LOGIC  := '0';
47
                c0              : OUT STD_LOGIC
48
        );
49
END IP_PLL;
50
 
51
 
52
ARCHITECTURE SYN OF ip_pll IS
53
 
54
        SIGNAL sub_wire0        : STD_LOGIC ;
55
        SIGNAL sub_wire1        : STD_LOGIC_VECTOR (1 DOWNTO 0);
56
        SIGNAL sub_wire2_bv     : BIT_VECTOR (0 DOWNTO 0);
57
        SIGNAL sub_wire2        : STD_LOGIC_VECTOR (0 DOWNTO 0);
58
        SIGNAL sub_wire3        : STD_LOGIC_VECTOR (4 DOWNTO 0);
59
        SIGNAL sub_wire4        : STD_LOGIC ;
60
 
61
 
62
 
63
        COMPONENT altpll
64
        GENERIC (
65
                bandwidth_type          : STRING;
66
                clk0_divide_by          : NATURAL;
67
                clk0_duty_cycle         : NATURAL;
68
                clk0_multiply_by                : NATURAL;
69
                clk0_phase_shift                : STRING;
70
                compensate_clock                : STRING;
71
                inclk0_input_frequency          : NATURAL;
72
                intended_device_family          : STRING;
73
                lpm_hint                : STRING;
74
                lpm_type                : STRING;
75
                operation_mode          : STRING;
76
                pll_type                : STRING;
77
                port_activeclock                : STRING;
78
                port_areset             : STRING;
79
                port_clkbad0            : STRING;
80
                port_clkbad1            : STRING;
81
                port_clkloss            : STRING;
82
                port_clkswitch          : STRING;
83
                port_configupdate               : STRING;
84
                port_fbin               : STRING;
85
                port_inclk0             : STRING;
86
                port_inclk1             : STRING;
87
                port_locked             : STRING;
88
                port_pfdena             : STRING;
89
                port_phasecounterselect         : STRING;
90
                port_phasedone          : STRING;
91
                port_phasestep          : STRING;
92
                port_phaseupdown                : STRING;
93
                port_pllena             : STRING;
94
                port_scanaclr           : STRING;
95
                port_scanclk            : STRING;
96
                port_scanclkena         : STRING;
97
                port_scandata           : STRING;
98
                port_scandataout                : STRING;
99
                port_scandone           : STRING;
100
                port_scanread           : STRING;
101
                port_scanwrite          : STRING;
102
                port_clk0               : STRING;
103
                port_clk1               : STRING;
104
                port_clk2               : STRING;
105
                port_clk3               : STRING;
106
                port_clk4               : STRING;
107
                port_clk5               : STRING;
108
                port_clkena0            : STRING;
109
                port_clkena1            : STRING;
110
                port_clkena2            : STRING;
111
                port_clkena3            : STRING;
112
                port_clkena4            : STRING;
113
                port_clkena5            : STRING;
114
                port_extclk0            : STRING;
115
                port_extclk1            : STRING;
116
                port_extclk2            : STRING;
117
                port_extclk3            : STRING;
118
                width_clock             : NATURAL
119
        );
120
        PORT (
121
                        inclk   : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
122
                        clk     : OUT STD_LOGIC_VECTOR (4 DOWNTO 0)
123
        );
124
        END COMPONENT;
125
 
126
BEGIN
127
        sub_wire2_bv(0 DOWNTO 0) <= "0";
128
        sub_wire2    <= To_stdlogicvector(sub_wire2_bv);
129
        sub_wire0    <= inclk0;
130
        sub_wire1    <= sub_wire2(0 DOWNTO 0) & sub_wire0;
131
        sub_wire4    <= sub_wire3(0);
132
        c0    <= sub_wire4;
133
 
134
        altpll_component : altpll
135
        GENERIC MAP (
136
                bandwidth_type => "AUTO",
137
                clk0_divide_by => 2,
138
                clk0_duty_cycle => 50,
139
                clk0_multiply_by => 1,
140
                clk0_phase_shift => "0",
141
                compensate_clock => "CLK0",
142
                inclk0_input_frequency => 20000,
143
                intended_device_family => "Cyclone IV E",
144
                lpm_hint => "CBX_MODULE_PREFIX=IP_PLL",
145
                lpm_type => "altpll",
146
                operation_mode => "NORMAL",
147
                pll_type => "AUTO",
148
                port_activeclock => "PORT_UNUSED",
149
                port_areset => "PORT_UNUSED",
150
                port_clkbad0 => "PORT_UNUSED",
151
                port_clkbad1 => "PORT_UNUSED",
152
                port_clkloss => "PORT_UNUSED",
153
                port_clkswitch => "PORT_UNUSED",
154
                port_configupdate => "PORT_UNUSED",
155
                port_fbin => "PORT_UNUSED",
156
                port_inclk0 => "PORT_USED",
157
                port_inclk1 => "PORT_UNUSED",
158
                port_locked => "PORT_UNUSED",
159
                port_pfdena => "PORT_UNUSED",
160
                port_phasecounterselect => "PORT_UNUSED",
161
                port_phasedone => "PORT_UNUSED",
162
                port_phasestep => "PORT_UNUSED",
163
                port_phaseupdown => "PORT_UNUSED",
164
                port_pllena => "PORT_UNUSED",
165
                port_scanaclr => "PORT_UNUSED",
166
                port_scanclk => "PORT_UNUSED",
167
                port_scanclkena => "PORT_UNUSED",
168
                port_scandata => "PORT_UNUSED",
169
                port_scandataout => "PORT_UNUSED",
170
                port_scandone => "PORT_UNUSED",
171
                port_scanread => "PORT_UNUSED",
172
                port_scanwrite => "PORT_UNUSED",
173
                port_clk0 => "PORT_USED",
174
                port_clk1 => "PORT_UNUSED",
175
                port_clk2 => "PORT_UNUSED",
176
                port_clk3 => "PORT_UNUSED",
177
                port_clk4 => "PORT_UNUSED",
178
                port_clk5 => "PORT_UNUSED",
179
                port_clkena0 => "PORT_UNUSED",
180
                port_clkena1 => "PORT_UNUSED",
181
                port_clkena2 => "PORT_UNUSED",
182
                port_clkena3 => "PORT_UNUSED",
183
                port_clkena4 => "PORT_UNUSED",
184
                port_clkena5 => "PORT_UNUSED",
185
                port_extclk0 => "PORT_UNUSED",
186
                port_extclk1 => "PORT_UNUSED",
187
                port_extclk2 => "PORT_UNUSED",
188
                port_extclk3 => "PORT_UNUSED",
189
                width_clock => 5
190
        )
191
        PORT MAP (
192
                inclk => sub_wire1,
193
                clk => sub_wire3
194
        );
195
 
196
 
197
 
198
END SYN;
199
 
200
-- ============================================================
201
-- CNX file retrieval info
202
-- ============================================================
203
-- Retrieval info: PRIVATE: ACTIVECLK_CHECK STRING "0"
204
-- Retrieval info: PRIVATE: BANDWIDTH STRING "1.000"
205
-- Retrieval info: PRIVATE: BANDWIDTH_FEATURE_ENABLED STRING "1"
206
-- Retrieval info: PRIVATE: BANDWIDTH_FREQ_UNIT STRING "MHz"
207
-- Retrieval info: PRIVATE: BANDWIDTH_PRESET STRING "Low"
208
-- Retrieval info: PRIVATE: BANDWIDTH_USE_AUTO STRING "1"
209
-- Retrieval info: PRIVATE: BANDWIDTH_USE_PRESET STRING "0"
210
-- Retrieval info: PRIVATE: CLKBAD_SWITCHOVER_CHECK STRING "0"
211
-- Retrieval info: PRIVATE: CLKLOSS_CHECK STRING "0"
212
-- Retrieval info: PRIVATE: CLKSWITCH_CHECK STRING "0"
213
-- Retrieval info: PRIVATE: CNX_NO_COMPENSATE_RADIO STRING "0"
214
-- Retrieval info: PRIVATE: CREATE_CLKBAD_CHECK STRING "0"
215
-- Retrieval info: PRIVATE: CREATE_INCLK1_CHECK STRING "0"
216
-- Retrieval info: PRIVATE: CUR_DEDICATED_CLK STRING "c0"
217
-- Retrieval info: PRIVATE: CUR_FBIN_CLK STRING "c0"
218
-- Retrieval info: PRIVATE: DEVICE_SPEED_GRADE STRING "Any"
219
-- Retrieval info: PRIVATE: DIV_FACTOR0 NUMERIC "1"
220
-- Retrieval info: PRIVATE: DUTY_CYCLE0 STRING "50.00000000"
221
-- Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUE0 STRING "25.000000"
222
-- Retrieval info: PRIVATE: EXPLICIT_SWITCHOVER_COUNTER STRING "0"
223
-- Retrieval info: PRIVATE: EXT_FEEDBACK_RADIO STRING "0"
224
-- Retrieval info: PRIVATE: GLOCKED_COUNTER_EDIT_CHANGED STRING "1"
225
-- Retrieval info: PRIVATE: GLOCKED_FEATURE_ENABLED STRING "0"
226
-- Retrieval info: PRIVATE: GLOCKED_MODE_CHECK STRING "0"
227
-- Retrieval info: PRIVATE: GLOCK_COUNTER_EDIT NUMERIC "1048575"
228
-- Retrieval info: PRIVATE: HAS_MANUAL_SWITCHOVER STRING "1"
229
-- Retrieval info: PRIVATE: INCLK0_FREQ_EDIT STRING "50.000"
230
-- Retrieval info: PRIVATE: INCLK0_FREQ_UNIT_COMBO STRING "MHz"
231
-- Retrieval info: PRIVATE: INCLK1_FREQ_EDIT STRING "100.000"
232
-- Retrieval info: PRIVATE: INCLK1_FREQ_EDIT_CHANGED STRING "1"
233
-- Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_CHANGED STRING "1"
234
-- Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_COMBO STRING "MHz"
235
-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
236
-- Retrieval info: PRIVATE: INT_FEEDBACK__MODE_RADIO STRING "1"
237
-- Retrieval info: PRIVATE: LOCKED_OUTPUT_CHECK STRING "0"
238
-- Retrieval info: PRIVATE: LONG_SCAN_RADIO STRING "1"
239
-- Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE STRING "Not Available"
240
-- Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE_DIRTY NUMERIC "0"
241
-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT0 STRING "deg"
242
-- Retrieval info: PRIVATE: MIG_DEVICE_SPEED_GRADE STRING "Any"
243
-- Retrieval info: PRIVATE: MIRROR_CLK0 STRING "0"
244
-- Retrieval info: PRIVATE: MULT_FACTOR0 NUMERIC "1"
245
-- Retrieval info: PRIVATE: NORMAL_MODE_RADIO STRING "1"
246
-- Retrieval info: PRIVATE: OUTPUT_FREQ0 STRING "25.00000000"
247
-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE0 STRING "1"
248
-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT0 STRING "MHz"
249
-- Retrieval info: PRIVATE: PHASE_RECONFIG_FEATURE_ENABLED STRING "1"
250
-- Retrieval info: PRIVATE: PHASE_RECONFIG_INPUTS_CHECK STRING "0"
251
-- Retrieval info: PRIVATE: PHASE_SHIFT0 STRING "0.00000000"
252
-- Retrieval info: PRIVATE: PHASE_SHIFT_STEP_ENABLED_CHECK STRING "0"
253
-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT0 STRING "deg"
254
-- Retrieval info: PRIVATE: PLL_ADVANCED_PARAM_CHECK STRING "0"
255
-- Retrieval info: PRIVATE: PLL_ARESET_CHECK STRING "0"
256
-- Retrieval info: PRIVATE: PLL_AUTOPLL_CHECK NUMERIC "1"
257
-- Retrieval info: PRIVATE: PLL_ENHPLL_CHECK NUMERIC "0"
258
-- Retrieval info: PRIVATE: PLL_FASTPLL_CHECK NUMERIC "0"
259
-- Retrieval info: PRIVATE: PLL_FBMIMIC_CHECK STRING "0"
260
-- Retrieval info: PRIVATE: PLL_LVDS_PLL_CHECK NUMERIC "0"
261
-- Retrieval info: PRIVATE: PLL_PFDENA_CHECK STRING "0"
262
-- Retrieval info: PRIVATE: PLL_TARGET_HARCOPY_CHECK NUMERIC "0"
263
-- Retrieval info: PRIVATE: PRIMARY_CLK_COMBO STRING "inclk0"
264
-- Retrieval info: PRIVATE: RECONFIG_FILE STRING "IP_PLL.mif"
265
-- Retrieval info: PRIVATE: SACN_INPUTS_CHECK STRING "0"
266
-- Retrieval info: PRIVATE: SCAN_FEATURE_ENABLED STRING "1"
267
-- Retrieval info: PRIVATE: SELF_RESET_LOCK_LOSS STRING "0"
268
-- Retrieval info: PRIVATE: SHORT_SCAN_RADIO STRING "0"
269
-- Retrieval info: PRIVATE: SPREAD_FEATURE_ENABLED STRING "0"
270
-- Retrieval info: PRIVATE: SPREAD_FREQ STRING "50.000"
271
-- Retrieval info: PRIVATE: SPREAD_FREQ_UNIT STRING "KHz"
272
-- Retrieval info: PRIVATE: SPREAD_PERCENT STRING "0.500"
273
-- Retrieval info: PRIVATE: SPREAD_USE STRING "0"
274
-- Retrieval info: PRIVATE: SRC_SYNCH_COMP_RADIO STRING "0"
275
-- Retrieval info: PRIVATE: STICKY_CLK0 STRING "1"
276
-- Retrieval info: PRIVATE: SWITCHOVER_COUNT_EDIT NUMERIC "1"
277
-- Retrieval info: PRIVATE: SWITCHOVER_FEATURE_ENABLED STRING "1"
278
-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
279
-- Retrieval info: PRIVATE: USE_CLK0 STRING "1"
280
-- Retrieval info: PRIVATE: USE_CLKENA0 STRING "0"
281
-- Retrieval info: PRIVATE: USE_MIL_SPEED_GRADE NUMERIC "0"
282
-- Retrieval info: PRIVATE: ZERO_DELAY_RADIO STRING "0"
283
-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
284
-- Retrieval info: CONSTANT: BANDWIDTH_TYPE STRING "AUTO"
285
-- Retrieval info: CONSTANT: CLK0_DIVIDE_BY NUMERIC "2"
286
-- Retrieval info: CONSTANT: CLK0_DUTY_CYCLE NUMERIC "50"
287
-- Retrieval info: CONSTANT: CLK0_MULTIPLY_BY NUMERIC "1"
288
-- Retrieval info: CONSTANT: CLK0_PHASE_SHIFT STRING "0"
289
-- Retrieval info: CONSTANT: COMPENSATE_CLOCK STRING "CLK0"
290
-- Retrieval info: CONSTANT: INCLK0_INPUT_FREQUENCY NUMERIC "20000"
291
-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
292
-- Retrieval info: CONSTANT: LPM_TYPE STRING "altpll"
293
-- Retrieval info: CONSTANT: OPERATION_MODE STRING "NORMAL"
294
-- Retrieval info: CONSTANT: PLL_TYPE STRING "AUTO"
295
-- Retrieval info: CONSTANT: PORT_ACTIVECLOCK STRING "PORT_UNUSED"
296
-- Retrieval info: CONSTANT: PORT_ARESET STRING "PORT_UNUSED"
297
-- Retrieval info: CONSTANT: PORT_CLKBAD0 STRING "PORT_UNUSED"
298
-- Retrieval info: CONSTANT: PORT_CLKBAD1 STRING "PORT_UNUSED"
299
-- Retrieval info: CONSTANT: PORT_CLKLOSS STRING "PORT_UNUSED"
300
-- Retrieval info: CONSTANT: PORT_CLKSWITCH STRING "PORT_UNUSED"
301
-- Retrieval info: CONSTANT: PORT_CONFIGUPDATE STRING "PORT_UNUSED"
302
-- Retrieval info: CONSTANT: PORT_FBIN STRING "PORT_UNUSED"
303
-- Retrieval info: CONSTANT: PORT_INCLK0 STRING "PORT_USED"
304
-- Retrieval info: CONSTANT: PORT_INCLK1 STRING "PORT_UNUSED"
305
-- Retrieval info: CONSTANT: PORT_LOCKED STRING "PORT_UNUSED"
306
-- Retrieval info: CONSTANT: PORT_PFDENA STRING "PORT_UNUSED"
307
-- Retrieval info: CONSTANT: PORT_PHASECOUNTERSELECT STRING "PORT_UNUSED"
308
-- Retrieval info: CONSTANT: PORT_PHASEDONE STRING "PORT_UNUSED"
309
-- Retrieval info: CONSTANT: PORT_PHASESTEP STRING "PORT_UNUSED"
310
-- Retrieval info: CONSTANT: PORT_PHASEUPDOWN STRING "PORT_UNUSED"
311
-- Retrieval info: CONSTANT: PORT_PLLENA STRING "PORT_UNUSED"
312
-- Retrieval info: CONSTANT: PORT_SCANACLR STRING "PORT_UNUSED"
313
-- Retrieval info: CONSTANT: PORT_SCANCLK STRING "PORT_UNUSED"
314
-- Retrieval info: CONSTANT: PORT_SCANCLKENA STRING "PORT_UNUSED"
315
-- Retrieval info: CONSTANT: PORT_SCANDATA STRING "PORT_UNUSED"
316
-- Retrieval info: CONSTANT: PORT_SCANDATAOUT STRING "PORT_UNUSED"
317
-- Retrieval info: CONSTANT: PORT_SCANDONE STRING "PORT_UNUSED"
318
-- Retrieval info: CONSTANT: PORT_SCANREAD STRING "PORT_UNUSED"
319
-- Retrieval info: CONSTANT: PORT_SCANWRITE STRING "PORT_UNUSED"
320
-- Retrieval info: CONSTANT: PORT_clk0 STRING "PORT_USED"
321
-- Retrieval info: CONSTANT: PORT_clk1 STRING "PORT_UNUSED"
322
-- Retrieval info: CONSTANT: PORT_clk2 STRING "PORT_UNUSED"
323
-- Retrieval info: CONSTANT: PORT_clk3 STRING "PORT_UNUSED"
324
-- Retrieval info: CONSTANT: PORT_clk4 STRING "PORT_UNUSED"
325
-- Retrieval info: CONSTANT: PORT_clk5 STRING "PORT_UNUSED"
326
-- Retrieval info: CONSTANT: PORT_clkena0 STRING "PORT_UNUSED"
327
-- Retrieval info: CONSTANT: PORT_clkena1 STRING "PORT_UNUSED"
328
-- Retrieval info: CONSTANT: PORT_clkena2 STRING "PORT_UNUSED"
329
-- Retrieval info: CONSTANT: PORT_clkena3 STRING "PORT_UNUSED"
330
-- Retrieval info: CONSTANT: PORT_clkena4 STRING "PORT_UNUSED"
331
-- Retrieval info: CONSTANT: PORT_clkena5 STRING "PORT_UNUSED"
332
-- Retrieval info: CONSTANT: PORT_extclk0 STRING "PORT_UNUSED"
333
-- Retrieval info: CONSTANT: PORT_extclk1 STRING "PORT_UNUSED"
334
-- Retrieval info: CONSTANT: PORT_extclk2 STRING "PORT_UNUSED"
335
-- Retrieval info: CONSTANT: PORT_extclk3 STRING "PORT_UNUSED"
336
-- Retrieval info: CONSTANT: WIDTH_CLOCK NUMERIC "5"
337
-- Retrieval info: USED_PORT: @clk 0 0 5 0 OUTPUT_CLK_EXT VCC "@clk[4..0]"
338
-- Retrieval info: USED_PORT: @inclk 0 0 2 0 INPUT_CLK_EXT VCC "@inclk[1..0]"
339
-- Retrieval info: USED_PORT: c0 0 0 0 0 OUTPUT_CLK_EXT VCC "c0"
340
-- Retrieval info: USED_PORT: inclk0 0 0 0 0 INPUT_CLK_EXT GND "inclk0"
341
-- Retrieval info: CONNECT: @inclk 0 0 1 1 GND 0 0 0 0
342
-- Retrieval info: CONNECT: @inclk 0 0 1 0 inclk0 0 0 0 0
343
-- Retrieval info: CONNECT: c0 0 0 0 0 @clk 0 0 1 0
344
-- Retrieval info: GEN_FILE: TYPE_NORMAL IP_PLL.vhd TRUE
345
-- Retrieval info: GEN_FILE: TYPE_NORMAL IP_PLL.ppf TRUE
346
-- Retrieval info: GEN_FILE: TYPE_NORMAL IP_PLL.inc FALSE
347
-- Retrieval info: GEN_FILE: TYPE_NORMAL IP_PLL.cmp TRUE
348
-- Retrieval info: GEN_FILE: TYPE_NORMAL IP_PLL.bsf FALSE
349
-- Retrieval info: GEN_FILE: TYPE_NORMAL IP_PLL_inst.vhd FALSE
350
-- Retrieval info: LIB_FILE: altera_mf
351
-- Retrieval info: CBX_MODULE_PREFIX: ON

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.