URL https://opencores.org/ocsvn/2d_game_console/2d_game_console/trunk

Subversion Repositories 2d_game_console

[/] [2d_game_console/] [trunk/] [Processor_ModelSim/] [work/] [_info] - Blame information for rev 2

Details | Compare with Previous | View Log


m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/17.0
vGenesis_6button_Interface
Z0 !s110 1531706168
!i10b 1
!s100 5YDRCP[^PLhb?HS0EIFPh2
IlzCYJ[QaJjAXOJ`UZUdg?3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Lucas/Desktop/TCC/Processor_ModelSim
w1530371484
8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Genesis_6button_Interface.v
FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Genesis_6button_Interface.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1531706168.000000
!s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Genesis_6button_Interface.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Genesis_6button_Interface.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
n@genesis_6button_@interface
vInterrupt_Controller
Z7 !s110 1531706169
!i10b 1
!s100 1LRR9?YgIooCc:o4Kd52A1
I=8YBF
R1
R2
w1525207608
8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Interrupt_Controller.v
FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Interrupt_Controller.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Interrupt_Controller.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Interrupt_Controller.v|
!i113 1
R5
R6
n@interrupt_@controller
Eip_add
Z8 w1520454852
Z9 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z10 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R2
Z11 8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_ADD.vhd
Z12 FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_ADD.vhd
l0
L43
Vd1AXYR_9G]W]
!s100 `m7Q0n_>_PK5DgL;^SJkI0
Z13 OV;C;10.5b;63
32
R7
!i10b 1
Z14 !s108 1531706169.000000
Z15 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_ADD.vhd|
Z16 !s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_ADD.vhd|
!i113 1
Z17 o-work work -2002 -explicit
Z18 tExplicit 1 CvgOpt 0
Asyn
R9
R10
DEx4 work 6 ip_add 0 22 d1AXYR_9G]W]
l80
L55
Vi84Blfb[n=_PD3QlU[bb`0
!s100 h7F4lbgd`cHOV8On^0
R13
32
R7
!i10b 1
R14
R15
R16
!i113 1
R17
R18
Eip_compare
Z19 w1520474075
R9
R10
R2
Z20 8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_COMPARE.vhd
Z21 FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_COMPARE.vhd
l0
L43
V5W1
!s100 j5a8kfY_IW]cV37eH
R13
32
R7
!i10b 1
R14
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_COMPARE.vhd|
Z23 !s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_COMPARE.vhd|
!i113 1
R17
R18
Asyn
R9
R10
DEx4 work 10 ip_compare 0 22 5W1
l81
L56
VAI^Vj<=4glm8:
!s100 iNQ1@ijagM1NNK_8Wb=nn0
R13
32
R7
!i10b 1
R14
R22
R23
!i113 1
R17
R18
Eip_divide
Z24 w1530386675
R9
R10
R2
Z25 8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_DIVIDE.vhd
Z26 FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_DIVIDE.vhd
l0
L43
V=3
!s100 >eallAU?fX?UDIifT5o7P3
R13
32
R7
!i10b 1
R14
Z27 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_DIVIDE.vhd|
Z28 !s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_DIVIDE.vhd|
!i113 1
R17
R18
Asyn
R9
R10
DEx4 work 9 ip_divide 0 22 =3
l81
L55
VPNl2B=0[_mR>^DhXFSNEX3
!s100 SiRIoU^Iblg3kCFD:XXBR2
R13
32
R7
!i10b 1
R14
R27
R28
!i113 1
R17
R18
Eip_mult
Z29 w1522805773
R9
R10
R2
Z30 8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_MULT.vhd
Z31 FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_MULT.vhd
l0
L43
V6F4;ceEc;n`U5GmcYYoB41
!s100 3lif@Ti:6T;]kM]M4JSDB0
R13
32
Z32 !s110 1531706170
!i10b 1
Z33 !s108 1531706170.000000
Z34 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_MULT.vhd|
Z35 !s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_MULT.vhd|
!i113 1
R17
R18
Asyn
R9
R10
DEx4 work 7 ip_mult 0 22 6F4;ceEc;n`U5GmcYYoB41
l78
L54
VVA@IzCSbFkW_a_25lAC8Q2
!s100 l]@QIH@5meOAPLTajfb];1
R13
32
R32
!i10b 1
R33
R34
R35
!i113 1
R17
R18
Eip_pll
Z36 w1525568790
R9
R10
R2
Z37 8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_PLL.vhd
Z38 FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_PLL.vhd
l0
L43
V]>eAO8Mb
!s100 1XN1FnDQg^N8m1aSL``A@1
R13
32
R32
!i10b 1
R33
Z39 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_PLL.vhd|
Z40 !s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_PLL.vhd|
!i113 1
R17
R18
Asyn
R9
R10
DEx4 work 6 ip_pll 0 22 ]>eAO8Mb
l126
L52
V[Ffffd@QZ6z7j[P2MRK3n1
!s100 8kh58kb7a@1lZdfPz8RkQ3
R13
32
R32
!i10b 1
R33
R39
R40
!i113 1
R17
R18
Eip_ram_data
Z41 w1526428777
Z42 DPx9 altera_mf 20 altera_mf_components 0 22 :YRc5
R9
R10
R2
Z43 8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_RAM_Data.vhd
Z44 FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_RAM_Data.vhd
l0
L43
V^QQO99U1LDZLMWD]>zEg73
!s100 >:@`Z`hQO?<8XXzA]G9
R13
32
R32
!i10b 1
R33
Z45 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_RAM_Data.vhd|
Z46 !s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_RAM_Data.vhd|
!i113 1
R17
R18
Asyn
R42
R9
R10
DEx4 work 11 ip_ram_data 0 22 ^QQO99U1LDZLMWD]>zEg73
l59
L55
Vo:[=mSS9>DJ_[ae2i=Y=`1
!s100 gh:BI@W=:6LbB
R13
32
R32
!i10b 1
R33
R45
R46
!i113 1
R17
R18
Eip_rom_program
Z47 w1525012912
R42
R9
R10
R2
Z48 8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_ROM_Program.vhd
Z49 FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_ROM_Program.vhd
l0
L43
V3RcQ:l6NU`e=1f:dC:Ij<2
!s100 iY6C[l7_2ZBfWjEF`R>T?2
R13
32
Z50 !s110 1531706171
!i10b 1
Z51 !s108 1531706171.000000
Z52 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_ROM_Program.vhd|
Z53 !s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_ROM_Program.vhd|
!i113 1
R17
R18
Asyn
R42
R9
R10
DEx4 work 14 ip_rom_program 0 22 3RcQ:l6NU`e=1f:dC:Ij<2
l57
L53
V62EPF=6PCYAz;>emm`lRh3
!s100 Oi:gi=gI=M@VLjNLIA7NL0
R13
32
R50
!i10b 1
R51
R52
R53
!i113 1
R17
R18
Eip_sub
Z54 w1520455019
R9
R10
R2
Z55 8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_SUB.vhd
Z56 FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_SUB.vhd
l0
L43
V3_PWE861Fa41?f1B9@NMD3
!s100 
R13
32
R50
!i10b 1
R51
Z57 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_SUB.vhd|
Z58 !s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_SUB.vhd|
!i113 1
R17
R18
Asyn
R9
R10
DEx4 work 6 ip_sub 0 22 3_PWE861Fa41?f1B9@NMD3
l80
L55
VD?_jNZNKd^YLoHS^ZJ;d51
!s100 EUm]c4d1OJ]T9NC>1NU4K3
R13
32
R50
!i10b 1
R51
R57
R58
!i113 1
R17
R18
vMemory_Arbiter
R50
!i10b 1
!s100 ]^RhA4=@z`S=cH]TJ;Ng]0
ICGkGg18gbjX@]9_2@6YgX3
R1
R2
w1525139685
8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Memory_Arbiter.v
FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Memory_Arbiter.v
L0 1
R3
r1
!s85 0
31
R51
!s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Memory_Arbiter.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Memory_Arbiter.v|
!i113 1
R5
R6
n@memory_@arbiter
vMemory_Reader_FSM
!s110 1528685825
!i10b 1
!s100 gm]=ZzB1QBAM:beTA=2W42
I1X_PIFEob`;REj>B=IY8@3
R1
R2
w1526435127
8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Memory_Reader_FSM.v
FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Memory_Reader_FSM.v
L0 2
R3
r1
!s85 0
31
!s108 1528685825.000000
!s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Memory_Reader_FSM.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Memory_Reader_FSM.v|
!i113 1
R5
R6
n@memory_@reader_@f@s@m
vProcessor
Z59 !s110 1531706172
!i10b 1
!s100 K;eebT]65CaNa:nJ
ICA^N]4
R1
R2
w1531703328
8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Processor.v
FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Processor.v
L0 20
R3
r1
!s85 0
31
Z60 !s108 1531706172.000000
!s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Processor.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Processor.v|
!i113 1
R5
R6
n@processor
vProcessor_Controller
R59
!i10b 1
!s100 HiS4Nlime90L@z0k>1SZW2
I7hR`eC;S^K51kM:ghS:9P3
R1
R2
w1526427782
8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Processor_Controller.v
FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Processor_Controller.v
L0 1
R3
r1
!s85 0
31
R60
!s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Processor_Controller.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Processor_Controller.v|
!i113 1
R5
R6
n@processor_@controller
vReset_Synchronizer
R59
!i10b 1
!s100 YAJka4WNh4D3GeSJ3DTMB0
IJ<820ko3I@m^JJ?9>^zee1
R1
R2
w1526602542
8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Reset_Synchronizer.v
FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Reset_Synchronizer.v
L0 1
R3
r1
!s85 0
31
R60
!s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Reset_Synchronizer.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Reset_Synchronizer.v|
!i113 1
R5
R6
n@reset_@synchronizer
vSega_Genesis_6button_Controller
!s110 1528685826
!i10b 1
!s100 j=FeIFiVgzPDGQbgTjhMe2
Io
R1
R2
w1526268585
8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Sega_Genesis_6button_Controller.v
FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Sega_Genesis_6button_Controller.v
L0 1
R3
r1
!s85 0
31
!s108 1528685826.000000
!s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Sega_Genesis_6button_Controller.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Sega_Genesis_6button_Controller.v|
!i113 1
R5
R6
n@sega_@genesis_6button_@controller
vSprite_Processor
Z61 !s110 1531706173
!i10b 1
!s100 A9gf;DH2;7?cG9Rd_zO>71
IVYXe@c[11mjgG<7]DOXZB0
R1
R2
w1528680799
8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Sprite_Processor.v
FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Sprite_Processor.v
L0 1
R3
r1
!s85 0
31
R60
!s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Sprite_Processor.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Sprite_Processor.v|
!i113 1
R5
R6
n@sprite_@processor
vSprite_Shape_Reader
R61
!i10b 1
!s100 Z2OdmlIBl7U>lkK5TF8540
IcFEoPMFUGz[ogDZ`USKjd0
R1
R2
w1526530167
8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Sprite_Shape_Reader.v
FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Sprite_Shape_Reader.v
L0 1
R3
r1
!s85 0
31
Z62 !s108 1531706173.000000
!s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Sprite_Shape_Reader.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Sprite_Shape_Reader.v|
!i113 1
R5
R6
n@sprite_@shape_@reader
vSRAM_Controller
!s110 1528685827
!i10b 1
!s100 9JB19mmk;XYAzz]7ZM7^03
IVMGK@Igjcgb3Xh4KXRzHT0
R1
R2
w1499552154
8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/SRAM_Controller.v
FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/SRAM_Controller.v
L0 1
R3
r1
!s85 0
31
!s108 1528685827.000000
!s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/SRAM_Controller.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/SRAM_Controller.v|
!i113 1
R5
R6
n@s@r@a@m_@controller
vSRAM_Interface
R61
!i10b 1
!s100 RHolWzfg23zb;4Gfh6C1O3
IWdLDBOmOVa
R1
R2
w1530377394
8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/SRAM_Interface.v
FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/SRAM_Interface.v
L0 2
R3
r1
!s85 0
31
R62
!s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/SRAM_Interface.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/SRAM_Interface.v|
!i113 1
R5
R6
n@s@r@a@m_@interface
vTB_Processor
R0
!i10b 1
!s100 ^AofD]WJB82NZMEd^izb13
I@TYa=4d`gC@a61Kl
R1
R2
w1531706166
8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/TB_Processor.v
FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/TB_Processor.v
L0 4
R3
r1
!s85 0
31
R4
!s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/TB_Processor.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/TB_Processor.v|
!i113 1
R5
R6
n@t@b_@processor
vVGA_Interface
R61
!i10b 1
!s100 o4LBe6LB4PSS0LAX_bEL>1
In?NT>nzR=JVCd2eMD:;eM3
R1
R2
w1531700427
8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/VGA_Interface.v
FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/VGA_Interface.v
L0 1
R3
r1
!s85 0
31
R62
!s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/VGA_Interface.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/VGA_Interface.v|
!i113 1
R5
R6
n@v@g@a_@interface

Line No.	Rev	Author	Line
1	2	lucas.vbal	`m255`
2			`K4`
3			`z2`
4			`13`
5			`!s112 1.1`
6			`!i10d 8192`
7			`!i10e 25`
8			`!i10f 100`
9			`cModel Technology`
10			`dC:/intelFPGA/17.0`
11			`vGenesis_6button_Interface`
12			`Z0 !s110 1531706168`
13			`!i10b 1`
14			`!s100 5YDRCP[^PLhb?HS0EIFPh2`
15			IlzCYJ[QaJjAXOJ`UZUdg?3
16			`Z1 VDg1SIo80bB@j0V0VzS_@n1`
17			`Z2 dC:/Users/Lucas/Desktop/TCC/Processor_ModelSim`
18			`w1530371484`
19			`8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Genesis_6button_Interface.v`
20			`FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Genesis_6button_Interface.v`
21			`L0 1`
22			`Z3 OV;L;10.5b;63`
23			`r1`
24			`!s85 0`
25			`31`
26			`Z4 !s108 1531706168.000000`
27			`!s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Genesis_6button_Interface.v\|`
28			`!s90 -reportprogress\|300\|-work\|work\|-stats=none\|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Genesis_6button_Interface.v\|`
29			`!i113 1`
30			`Z5 o-work work`
31			`Z6 tCvgOpt 0`
32			`n@genesis_6button_@interface`
33			`vInterrupt_Controller`
34			`Z7 !s110 1531706169`
35			`!i10b 1`
36			`!s100 1LRR9?YgIooCc:o4Kd52A1`
37			`I=8YBF`
38			`R1`
39			`R2`
40			`w1525207608`
41			`8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Interrupt_Controller.v`
42			`FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Interrupt_Controller.v`
43			`L0 1`
44			`R3`
45			`r1`
46			`!s85 0`
47			`31`
48			`R4`
49			`!s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Interrupt_Controller.v\|`
50			`!s90 -reportprogress\|300\|-work\|work\|-stats=none\|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Interrupt_Controller.v\|`
51			`!i113 1`
52			`R5`
53			`R6`
54			`n@interrupt_@controller`
55			`Eip_add`
56			`Z8 w1520454852`
57			Z9 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
58			Z10 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
59			`R2`
60			`Z11 8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_ADD.vhd`
61			`Z12 FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_ADD.vhd`
62			`l0`
63			`L43`
64			`Vd1AXYR_9G]W]`
65			!s100 `m7Q0n_>_PK5DgL;^SJkI0
66			`Z13 OV;C;10.5b;63`
67			`32`
68			`R7`
69			`!i10b 1`
70			`Z14 !s108 1531706169.000000`
71			`Z15 !s90 -reportprogress\|300\|-work\|work\|-2002\|-explicit\|-stats=none\|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_ADD.vhd\|`
72			`Z16 !s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_ADD.vhd\|`
73			`!i113 1`
74			`Z17 o-work work -2002 -explicit`
75			`Z18 tExplicit 1 CvgOpt 0`
76			`Asyn`
77			`R9`
78			`R10`
79			`DEx4 work 6 ip_add 0 22 d1AXYR_9G]W]`
80			`l80`
81			`L55`
82			Vi84Blfb[n=_PD3QlU[bb`0
83			!s100 h7F4lbgd`cHOV8On^0
84			`R13`
85			`32`
86			`R7`
87			`!i10b 1`
88			`R14`
89			`R15`
90			`R16`
91			`!i113 1`
92			`R17`
93			`R18`
94			`Eip_compare`
95			`Z19 w1520474075`
96			`R9`
97			`R10`
98			`R2`
99			`Z20 8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_COMPARE.vhd`
100			`Z21 FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_COMPARE.vhd`
101			`l0`
102			`L43`
103			`V5W1`
104			`!s100 j5a8kfY_IW]cV37eH`
105			`R13`
106			`32`
107			`R7`
108			`!i10b 1`
109			`R14`
110			`Z22 !s90 -reportprogress\|300\|-work\|work\|-2002\|-explicit\|-stats=none\|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_COMPARE.vhd\|`
111			`Z23 !s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_COMPARE.vhd\|`
112			`!i113 1`
113			`R17`
114			`R18`
115			`Asyn`
116			`R9`
117			`R10`
118			`DEx4 work 10 ip_compare 0 22 5W1`
119			`l81`
120			`L56`
121			`VAI^Vj<=4glm8:`
122			`!s100 iNQ1@ijagM1NNK_8Wb=nn0`
123			`R13`
124			`32`
125			`R7`
126			`!i10b 1`
127			`R14`
128			`R22`
129			`R23`
130			`!i113 1`
131			`R17`
132			`R18`
133			`Eip_divide`
134			`Z24 w1530386675`
135			`R9`
136			`R10`
137			`R2`
138			`Z25 8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_DIVIDE.vhd`
139			`Z26 FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_DIVIDE.vhd`
140			`l0`
141			`L43`
142			`V=3`
143			`!s100 >eallAU?fX?UDIifT5o7P3`
144			`R13`
145			`32`
146			`R7`
147			`!i10b 1`
148			`R14`
149			`Z27 !s90 -reportprogress\|300\|-work\|work\|-2002\|-explicit\|-stats=none\|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_DIVIDE.vhd\|`
150			`Z28 !s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_DIVIDE.vhd\|`
151			`!i113 1`
152			`R17`
153			`R18`
154			`Asyn`
155			`R9`
156			`R10`
157			`DEx4 work 9 ip_divide 0 22 =3`
158			`l81`
159			`L55`
160			`VPNl2B=0[_mR>^DhXFSNEX3`
161			`!s100 SiRIoU^Iblg3kCFD:XXBR2`
162			`R13`
163			`32`
164			`R7`
165			`!i10b 1`
166			`R14`
167			`R27`
168			`R28`
169			`!i113 1`
170			`R17`
171			`R18`
172			`Eip_mult`
173			`Z29 w1522805773`
174			`R9`
175			`R10`
176			`R2`
177			`Z30 8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_MULT.vhd`
178			`Z31 FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_MULT.vhd`
179			`l0`
180			`L43`
181			V6F4;ceEc;n`U5GmcYYoB41
182			`!s100 3lif@Ti:6T;]kM]M4JSDB0`
183			`R13`
184			`32`
185			`Z32 !s110 1531706170`
186			`!i10b 1`
187			`Z33 !s108 1531706170.000000`
188			`Z34 !s90 -reportprogress\|300\|-work\|work\|-2002\|-explicit\|-stats=none\|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_MULT.vhd\|`
189			`Z35 !s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_MULT.vhd\|`
190			`!i113 1`
191			`R17`
192			`R18`
193			`Asyn`
194			`R9`
195			`R10`
196			DEx4 work 7 ip_mult 0 22 6F4;ceEc;n`U5GmcYYoB41
197			`l78`
198			`L54`
199			`VVA@IzCSbFkW_a_25lAC8Q2`
200			`!s100 l]@QIH@5meOAPLTajfb];1`
201			`R13`
202			`32`
203			`R32`
204			`!i10b 1`
205			`R33`
206			`R34`
207			`R35`
208			`!i113 1`
209			`R17`
210			`R18`
211			`Eip_pll`
212			`Z36 w1525568790`
213			`R9`
214			`R10`
215			`R2`
216			`Z37 8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_PLL.vhd`
217			`Z38 FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_PLL.vhd`
218			`l0`
219			`L43`
220			`V]>eAO8Mb`
221			!s100 1XN1FnDQg^N8m1aSL``A@1
222			`R13`
223			`32`
224			`R32`
225			`!i10b 1`
226			`R33`
227			`Z39 !s90 -reportprogress\|300\|-work\|work\|-2002\|-explicit\|-stats=none\|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_PLL.vhd\|`
228			`Z40 !s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_PLL.vhd\|`
229			`!i113 1`
230			`R17`
231			`R18`
232			`Asyn`
233			`R9`
234			`R10`
235			`DEx4 work 6 ip_pll 0 22 ]>eAO8Mb`
236			`l126`
237			`L52`
238			`V[Ffffd@QZ6z7j[P2MRK3n1`
239			`!s100 8kh58kb7a@1lZdfPz8RkQ3`
240			`R13`
241			`32`
242			`R32`
243			`!i10b 1`
244			`R33`
245			`R39`
246			`R40`
247			`!i113 1`
248			`R17`
249			`R18`
250			`Eip_ram_data`
251			`Z41 w1526428777`
252			`Z42 DPx9 altera_mf 20 altera_mf_components 0 22 :YRc5`
253			`R9`
254			`R10`
255			`R2`
256			`Z43 8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_RAM_Data.vhd`
257			`Z44 FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_RAM_Data.vhd`
258			`l0`
259			`L43`
260			`V^QQO99U1LDZLMWD]>zEg73`
261			!s100 >:@`Z`hQO?<8XXzA]G9
262			`R13`
263			`32`
264			`R32`
265			`!i10b 1`
266			`R33`
267			`Z45 !s90 -reportprogress\|300\|-work\|work\|-2002\|-explicit\|-stats=none\|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_RAM_Data.vhd\|`
268			`Z46 !s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_RAM_Data.vhd\|`
269			`!i113 1`
270			`R17`
271			`R18`
272			`Asyn`
273			`R42`
274			`R9`
275			`R10`
276			`DEx4 work 11 ip_ram_data 0 22 ^QQO99U1LDZLMWD]>zEg73`
277			`l59`
278			`L55`
279			Vo:[=mSS9>DJ_[ae2i=Y=`1
280			`!s100 gh:BI@W=:6LbB`
281			`R13`
282			`32`
283			`R32`
284			`!i10b 1`
285			`R33`
286			`R45`
287			`R46`
288			`!i113 1`
289			`R17`
290			`R18`
291			`Eip_rom_program`
292			`Z47 w1525012912`
293			`R42`
294			`R9`
295			`R10`
296			`R2`
297			`Z48 8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_ROM_Program.vhd`
298			`Z49 FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_ROM_Program.vhd`
299			`l0`
300			`L43`
301			V3RcQ:l6NU`e=1f:dC:Ij<2
302			!s100 iY6C[l7_2ZBfWjEF`R>T?2
303			`R13`
304			`32`
305			`Z50 !s110 1531706171`
306			`!i10b 1`
307			`Z51 !s108 1531706171.000000`
308			`Z52 !s90 -reportprogress\|300\|-work\|work\|-2002\|-explicit\|-stats=none\|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_ROM_Program.vhd\|`
309			`Z53 !s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_ROM_Program.vhd\|`
310			`!i113 1`
311			`R17`
312			`R18`
313			`Asyn`
314			`R42`
315			`R9`
316			`R10`
317			DEx4 work 14 ip_rom_program 0 22 3RcQ:l6NU`e=1f:dC:Ij<2
318			`l57`
319			`L53`
320			V62EPF=6PCYAz;>emm`lRh3
321			`!s100 Oi:gi=gI=M@VLjNLIA7NL0`
322			`R13`
323			`32`
324			`R50`
325			`!i10b 1`
326			`R51`
327			`R52`
328			`R53`
329			`!i113 1`
330			`R17`
331			`R18`
332			`Eip_sub`
333			`Z54 w1520455019`
334			`R9`
335			`R10`
336			`R2`
337			`Z55 8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_SUB.vhd`
338			`Z56 FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_SUB.vhd`
339			`l0`
340			`L43`
341			`V3_PWE861Fa41?f1B9@NMD3`
342			`!s100`
343			`R13`
344			`32`
345			`R50`
346			`!i10b 1`
347			`R51`
348			`Z57 !s90 -reportprogress\|300\|-work\|work\|-2002\|-explicit\|-stats=none\|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_SUB.vhd\|`
349			`Z58 !s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/IP_SUB.vhd\|`
350			`!i113 1`
351			`R17`
352			`R18`
353			`Asyn`
354			`R9`
355			`R10`
356			`DEx4 work 6 ip_sub 0 22 3_PWE861Fa41?f1B9@NMD3`
357			`l80`
358			`L55`
359			`VD?_jNZNKd^YLoHS^ZJ;d51`
360			`!s100 EUm]c4d1OJ]T9NC>1NU4K3`
361			`R13`
362			`32`
363			`R50`
364			`!i10b 1`
365			`R51`
366			`R57`
367			`R58`
368			`!i113 1`
369			`R17`
370			`R18`
371			`vMemory_Arbiter`
372			`R50`
373			`!i10b 1`
374			!s100 ]^RhA4=@z`S=cH]TJ;Ng]0
375			`ICGkGg18gbjX@]9_2@6YgX3`
376			`R1`
377			`R2`
378			`w1525139685`
379			`8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Memory_Arbiter.v`
380			`FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Memory_Arbiter.v`
381			`L0 1`
382			`R3`
383			`r1`
384			`!s85 0`
385			`31`
386			`R51`
387			`!s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Memory_Arbiter.v\|`
388			`!s90 -reportprogress\|300\|-work\|work\|-stats=none\|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Memory_Arbiter.v\|`
389			`!i113 1`
390			`R5`
391			`R6`
392			`n@memory_@arbiter`
393			`vMemory_Reader_FSM`
394			`!s110 1528685825`
395			`!i10b 1`
396			`!s100 gm]=ZzB1QBAM:beTA=2W42`
397			I1X_PIFEob`;REj>B=IY8@3
398			`R1`
399			`R2`
400			`w1526435127`
401			`8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Memory_Reader_FSM.v`
402			`FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Memory_Reader_FSM.v`
403			`L0 2`
404			`R3`
405			`r1`
406			`!s85 0`
407			`31`
408			`!s108 1528685825.000000`
409			`!s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Memory_Reader_FSM.v\|`
410			`!s90 -reportprogress\|300\|-work\|work\|-stats=none\|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Memory_Reader_FSM.v\|`
411			`!i113 1`
412			`R5`
413			`R6`
414			`n@memory_@reader_@f@s@m`
415			`vProcessor`
416			`Z59 !s110 1531706172`
417			`!i10b 1`
418			`!s100 K;eebT]65CaNa:nJ`
419			`ICA^N]4`
420			`R1`
421			`R2`
422			`w1531703328`
423			`8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Processor.v`
424			`FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Processor.v`
425			`L0 20`
426			`R3`
427			`r1`
428			`!s85 0`
429			`31`
430			`Z60 !s108 1531706172.000000`
431			`!s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Processor.v\|`
432			`!s90 -reportprogress\|300\|-work\|work\|-stats=none\|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Processor.v\|`
433			`!i113 1`
434			`R5`
435			`R6`
436			`n@processor`
437			`vProcessor_Controller`
438			`R59`
439			`!i10b 1`
440			`!s100 HiS4Nlime90L@z0k>1SZW2`
441			I7hR`eC;S^K51kM:ghS:9P3
442			`R1`
443			`R2`
444			`w1526427782`
445			`8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Processor_Controller.v`
446			`FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Processor_Controller.v`
447			`L0 1`
448			`R3`
449			`r1`
450			`!s85 0`
451			`31`
452			`R60`
453			`!s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Processor_Controller.v\|`
454			`!s90 -reportprogress\|300\|-work\|work\|-stats=none\|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Processor_Controller.v\|`
455			`!i113 1`
456			`R5`
457			`R6`
458			`n@processor_@controller`
459			`vReset_Synchronizer`
460			`R59`
461			`!i10b 1`
462			`!s100 YAJka4WNh4D3GeSJ3DTMB0`
463			`IJ<820ko3I@m^JJ?9>^zee1`
464			`R1`
465			`R2`
466			`w1526602542`
467			`8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Reset_Synchronizer.v`
468			`FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Reset_Synchronizer.v`
469			`L0 1`
470			`R3`
471			`r1`
472			`!s85 0`
473			`31`
474			`R60`
475			`!s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Reset_Synchronizer.v\|`
476			`!s90 -reportprogress\|300\|-work\|work\|-stats=none\|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Reset_Synchronizer.v\|`
477			`!i113 1`
478			`R5`
479			`R6`
480			`n@reset_@synchronizer`
481			`vSega_Genesis_6button_Controller`
482			`!s110 1528685826`
483			`!i10b 1`
484			`!s100 j=FeIFiVgzPDGQbgTjhMe2`
485			`Io`
486			`R1`
487			`R2`
488			`w1526268585`
489			`8C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Sega_Genesis_6button_Controller.v`
490			`FC:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Sega_Genesis_6button_Controller.v`
491			`L0 1`
492			`R3`
493			`r1`
494			`!s85 0`
495			`31`
496			`!s108 1528685826.000000`
497			`!s107 C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Sega_Genesis_6button_Controller.v\|`
498			`!s90 -reportprogress\|300\|-work\|work\|-stats=none\|C:/Users/Lucas/Desktop/TCC/Processor_ModelSim/Sega_Genesis_6button_Controller.v\|`
499			`!i113 1`
500			`R5`

Browse

Tools

Subversion Repositories 2d_game_console

[/] [2d_game_console/] [trunk/] [Processor_ModelSim/] [work/] [_info] - Blame information for rev 2