URL
https://opencores.org/ocsvn/2d_game_console/2d_game_console/trunk
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
2 |
lucas.vbal |
--Copyright (C) 2017 Intel Corporation. All rights reserved.
|
2 |
|
|
--Your use of Intel Corporation's design tools, logic functions
|
3 |
|
|
--and other software and tools, and its AMPP partner logic
|
4 |
|
|
--functions, and any output files from any of the foregoing
|
5 |
|
|
--(including device programming or simulation files), and any
|
6 |
|
|
--associated documentation or information are expressly subject
|
7 |
|
|
--to the terms and conditions of the Intel Program License
|
8 |
|
|
--Subscription Agreement, the Intel Quartus Prime License Agreement,
|
9 |
|
|
--the Intel MegaCore Function License Agreement, or other
|
10 |
|
|
--applicable license agreement, including, without limitation,
|
11 |
|
|
--that your use is for the sole purpose of programming logic
|
12 |
|
|
--devices manufactured by Intel and sold by Intel or its
|
13 |
|
|
--authorized distributors. Please refer to the applicable
|
14 |
|
|
--agreement for further details.
|
15 |
|
|
|
16 |
|
|
|
17 |
|
|
component IP_COMPARE
|
18 |
|
|
PORT
|
19 |
|
|
(
|
20 |
|
|
clock : IN STD_LOGIC ;
|
21 |
|
|
dataa : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
|
22 |
|
|
datab : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
|
23 |
|
|
aeb : OUT STD_LOGIC ;
|
24 |
|
|
agb : OUT STD_LOGIC ;
|
25 |
|
|
alb : OUT STD_LOGIC
|
26 |
|
|
);
|
27 |
|
|
end component;
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.