1 |
2 |
lucas.vbal |
-- megafunction wizard: %RAM: 1-PORT%
|
2 |
|
|
-- GENERATION: STANDARD
|
3 |
|
|
-- VERSION: WM1.0
|
4 |
|
|
-- MODULE: altsyncram
|
5 |
|
|
|
6 |
|
|
-- ============================================================
|
7 |
|
|
-- File Name: IP_RAM_Data.vhd
|
8 |
|
|
-- Megafunction Name(s):
|
9 |
|
|
-- altsyncram
|
10 |
|
|
--
|
11 |
|
|
-- Simulation Library Files(s):
|
12 |
|
|
-- altera_mf
|
13 |
|
|
-- ============================================================
|
14 |
|
|
-- ************************************************************
|
15 |
|
|
-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
|
16 |
|
|
--
|
17 |
|
|
-- 17.0.0 Build 595 04/25/2017 SJ Lite Edition
|
18 |
|
|
-- ************************************************************
|
19 |
|
|
|
20 |
|
|
|
21 |
|
|
--Copyright (C) 2017 Intel Corporation. All rights reserved.
|
22 |
|
|
--Your use of Intel Corporation's design tools, logic functions
|
23 |
|
|
--and other software and tools, and its AMPP partner logic
|
24 |
|
|
--functions, and any output files from any of the foregoing
|
25 |
|
|
--(including device programming or simulation files), and any
|
26 |
|
|
--associated documentation or information are expressly subject
|
27 |
|
|
--to the terms and conditions of the Intel Program License
|
28 |
|
|
--Subscription Agreement, the Intel Quartus Prime License Agreement,
|
29 |
|
|
--the Intel MegaCore Function License Agreement, or other
|
30 |
|
|
--applicable license agreement, including, without limitation,
|
31 |
|
|
--that your use is for the sole purpose of programming logic
|
32 |
|
|
--devices manufactured by Intel and sold by Intel or its
|
33 |
|
|
--authorized distributors. Please refer to the applicable
|
34 |
|
|
--agreement for further details.
|
35 |
|
|
|
36 |
|
|
|
37 |
|
|
LIBRARY ieee;
|
38 |
|
|
USE ieee.std_logic_1164.all;
|
39 |
|
|
|
40 |
|
|
LIBRARY altera_mf;
|
41 |
|
|
USE altera_mf.altera_mf_components.all;
|
42 |
|
|
|
43 |
|
|
ENTITY IP_RAM_Data IS
|
44 |
|
|
PORT
|
45 |
|
|
(
|
46 |
|
|
address : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
|
47 |
|
|
clock : IN STD_LOGIC := '1';
|
48 |
|
|
data : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
|
49 |
|
|
wren : IN STD_LOGIC ;
|
50 |
|
|
q : OUT STD_LOGIC_VECTOR (15 DOWNTO 0)
|
51 |
|
|
);
|
52 |
|
|
END IP_RAM_Data;
|
53 |
|
|
|
54 |
|
|
|
55 |
|
|
ARCHITECTURE SYN OF ip_ram_data IS
|
56 |
|
|
|
57 |
|
|
SIGNAL sub_wire0 : STD_LOGIC_VECTOR (15 DOWNTO 0);
|
58 |
|
|
|
59 |
|
|
BEGIN
|
60 |
|
|
q <= sub_wire0(15 DOWNTO 0);
|
61 |
|
|
|
62 |
|
|
altsyncram_component : altsyncram
|
63 |
|
|
GENERIC MAP (
|
64 |
|
|
clock_enable_input_a => "BYPASS",
|
65 |
|
|
clock_enable_output_a => "BYPASS",
|
66 |
|
|
init_file => "sprite_shape.mif",
|
67 |
|
|
intended_device_family => "Cyclone IV E",
|
68 |
|
|
lpm_hint => "ENABLE_RUNTIME_MOD=NO",
|
69 |
|
|
lpm_type => "altsyncram",
|
70 |
|
|
numwords_a => 65536,
|
71 |
|
|
operation_mode => "SINGLE_PORT",
|
72 |
|
|
outdata_aclr_a => "NONE",
|
73 |
|
|
outdata_reg_a => "CLOCK0",
|
74 |
|
|
power_up_uninitialized => "FALSE",
|
75 |
|
|
read_during_write_mode_port_a => "NEW_DATA_NO_NBE_READ",
|
76 |
|
|
widthad_a => 16,
|
77 |
|
|
width_a => 16,
|
78 |
|
|
width_byteena_a => 1
|
79 |
|
|
)
|
80 |
|
|
PORT MAP (
|
81 |
|
|
address_a => address,
|
82 |
|
|
clock0 => clock,
|
83 |
|
|
data_a => data,
|
84 |
|
|
wren_a => wren,
|
85 |
|
|
q_a => sub_wire0
|
86 |
|
|
);
|
87 |
|
|
|
88 |
|
|
|
89 |
|
|
|
90 |
|
|
END SYN;
|
91 |
|
|
|
92 |
|
|
-- ============================================================
|
93 |
|
|
-- CNX file retrieval info
|
94 |
|
|
-- ============================================================
|
95 |
|
|
-- Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
|
96 |
|
|
-- Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
|
97 |
|
|
-- Retrieval info: PRIVATE: AclrByte NUMERIC "0"
|
98 |
|
|
-- Retrieval info: PRIVATE: AclrData NUMERIC "0"
|
99 |
|
|
-- Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
|
100 |
|
|
-- Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "0"
|
101 |
|
|
-- Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
|
102 |
|
|
-- Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
|
103 |
|
|
-- Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
|
104 |
|
|
-- Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
|
105 |
|
|
-- Retrieval info: PRIVATE: Clken NUMERIC "0"
|
106 |
|
|
-- Retrieval info: PRIVATE: DataBusSeparated NUMERIC "1"
|
107 |
|
|
-- Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
|
108 |
|
|
-- Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
|
109 |
|
|
-- Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
|
110 |
|
|
-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
|
111 |
|
|
-- Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
|
112 |
|
|
-- Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
|
113 |
|
|
-- Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
|
114 |
|
|
-- Retrieval info: PRIVATE: MIFfilename STRING "sprite_shape.mif"
|
115 |
|
|
-- Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "65536"
|
116 |
|
|
-- Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0"
|
117 |
|
|
-- Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "3"
|
118 |
|
|
-- Retrieval info: PRIVATE: RegAddr NUMERIC "1"
|
119 |
|
|
-- Retrieval info: PRIVATE: RegData NUMERIC "1"
|
120 |
|
|
-- Retrieval info: PRIVATE: RegOutput NUMERIC "1"
|
121 |
|
|
-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
|
122 |
|
|
-- Retrieval info: PRIVATE: SingleClock NUMERIC "1"
|
123 |
|
|
-- Retrieval info: PRIVATE: UseDQRAM NUMERIC "1"
|
124 |
|
|
-- Retrieval info: PRIVATE: WRCONTROL_ACLR_A NUMERIC "0"
|
125 |
|
|
-- Retrieval info: PRIVATE: WidthAddr NUMERIC "16"
|
126 |
|
|
-- Retrieval info: PRIVATE: WidthData NUMERIC "16"
|
127 |
|
|
-- Retrieval info: PRIVATE: rden NUMERIC "0"
|
128 |
|
|
-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
|
129 |
|
|
-- Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
|
130 |
|
|
-- Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
|
131 |
|
|
-- Retrieval info: CONSTANT: INIT_FILE STRING "sprite_shape.mif"
|
132 |
|
|
-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
|
133 |
|
|
-- Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO"
|
134 |
|
|
-- Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
|
135 |
|
|
-- Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "65536"
|
136 |
|
|
-- Retrieval info: CONSTANT: OPERATION_MODE STRING "SINGLE_PORT"
|
137 |
|
|
-- Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
|
138 |
|
|
-- Retrieval info: CONSTANT: OUTDATA_REG_A STRING "CLOCK0"
|
139 |
|
|
-- Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE"
|
140 |
|
|
-- Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_A STRING "NEW_DATA_NO_NBE_READ"
|
141 |
|
|
-- Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "16"
|
142 |
|
|
-- Retrieval info: CONSTANT: WIDTH_A NUMERIC "16"
|
143 |
|
|
-- Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
|
144 |
|
|
-- Retrieval info: USED_PORT: address 0 0 16 0 INPUT NODEFVAL "address[15..0]"
|
145 |
|
|
-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
|
146 |
|
|
-- Retrieval info: USED_PORT: data 0 0 16 0 INPUT NODEFVAL "data[15..0]"
|
147 |
|
|
-- Retrieval info: USED_PORT: q 0 0 16 0 OUTPUT NODEFVAL "q[15..0]"
|
148 |
|
|
-- Retrieval info: USED_PORT: wren 0 0 0 0 INPUT NODEFVAL "wren"
|
149 |
|
|
-- Retrieval info: CONNECT: @address_a 0 0 16 0 address 0 0 16 0
|
150 |
|
|
-- Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
|
151 |
|
|
-- Retrieval info: CONNECT: @data_a 0 0 16 0 data 0 0 16 0
|
152 |
|
|
-- Retrieval info: CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0
|
153 |
|
|
-- Retrieval info: CONNECT: q 0 0 16 0 @q_a 0 0 16 0
|
154 |
|
|
-- Retrieval info: GEN_FILE: TYPE_NORMAL IP_RAM_Data.vhd TRUE
|
155 |
|
|
-- Retrieval info: GEN_FILE: TYPE_NORMAL IP_RAM_Data.inc FALSE
|
156 |
|
|
-- Retrieval info: GEN_FILE: TYPE_NORMAL IP_RAM_Data.cmp TRUE
|
157 |
|
|
-- Retrieval info: GEN_FILE: TYPE_NORMAL IP_RAM_Data.bsf FALSE
|
158 |
|
|
-- Retrieval info: GEN_FILE: TYPE_NORMAL IP_RAM_Data_inst.vhd FALSE
|
159 |
|
|
-- Retrieval info: LIB_FILE: altera_mf
|