OpenCores
URL https://opencores.org/ocsvn/2d_game_console/2d_game_console/trunk

Subversion Repositories 2d_game_console

[/] [2d_game_console/] [trunk/] [Processor_Quartus/] [Interrupt_Controller.bsf] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 lucas.vbal
/*
2
WARNING: Do NOT edit the input and output ports in this file in a text
3
editor if you plan to continue editing the block that represents it in
4
the Block Editor! File corruption is VERY likely to occur.
5
*/
6
/*
7
Copyright (C) 2017  Intel Corporation. All rights reserved.
8
Your use of Intel Corporation's design tools, logic functions
9
and other software and tools, and its AMPP partner logic
10
functions, and any output files from any of the foregoing
11
(including device programming or simulation files), and any
12
associated documentation or information are expressly subject
13
to the terms and conditions of the Intel Program License
14
Subscription Agreement, the Intel Quartus Prime License Agreement,
15
the Intel MegaCore Function License Agreement, or other
16
applicable license agreement, including, without limitation,
17
that your use is for the sole purpose of programming logic
18
devices manufactured by Intel and sold by Intel or its
19
authorized distributors.  Please refer to the applicable
20
agreement for further details.
21
*/
22
(header "symbol" (version "1.1"))
23
(symbol
24
        (rect 16 16 248 256)
25
        (text "Interrupt_Controller" (rect 5 0 81 12)(font "Arial" ))
26
        (text "inst" (rect 8 224 20 236)(font "Arial" ))
27
        (port
28
                (pt 0 32)
29
                (input)
30
                (text "mem_q[15..0]" (rect 0 0 55 12)(font "Arial" ))
31
                (text "mem_q[15..0]" (rect 21 27 76 39)(font "Arial" ))
32
                (line (pt 0 32)(pt 16 32)(line_width 3))
33
        )
34
        (port
35
                (pt 0 48)
36
                (input)
37
                (text "cpu_ack" (rect 0 0 34 12)(font "Arial" ))
38
                (text "cpu_ack" (rect 21 43 55 55)(font "Arial" ))
39
                (line (pt 0 48)(pt 16 48)(line_width 1))
40
        )
41
        (port
42
                (pt 0 64)
43
                (input)
44
                (text "mem_grant" (rect 0 0 47 12)(font "Arial" ))
45
                (text "mem_grant" (rect 21 59 68 71)(font "Arial" ))
46
                (line (pt 0 64)(pt 16 64)(line_width 1))
47
        )
48
        (port
49
                (pt 0 80)
50
                (input)
51
                (text "clock" (rect 0 0 20 12)(font "Arial" ))
52
                (text "clock" (rect 21 75 41 87)(font "Arial" ))
53
                (line (pt 0 80)(pt 16 80)(line_width 1))
54
        )
55
        (port
56
                (pt 0 96)
57
                (input)
58
                (text "reset" (rect 0 0 20 12)(font "Arial" ))
59
                (text "reset" (rect 21 91 41 103)(font "Arial" ))
60
                (line (pt 0 96)(pt 16 96)(line_width 1))
61
        )
62
        (port
63
                (pt 0 112)
64
                (input)
65
                (text "int_req_0" (rect 0 0 37 12)(font "Arial" ))
66
                (text "int_req_0" (rect 21 107 58 119)(font "Arial" ))
67
                (line (pt 0 112)(pt 16 112)(line_width 1))
68
        )
69
        (port
70
                (pt 0 128)
71
                (input)
72
                (text "int_req_1" (rect 0 0 36 12)(font "Arial" ))
73
                (text "int_req_1" (rect 21 123 57 135)(font "Arial" ))
74
                (line (pt 0 128)(pt 16 128)(line_width 1))
75
        )
76
        (port
77
                (pt 0 144)
78
                (input)
79
                (text "int_req_2" (rect 0 0 37 12)(font "Arial" ))
80
                (text "int_req_2" (rect 21 139 58 151)(font "Arial" ))
81
                (line (pt 0 144)(pt 16 144)(line_width 1))
82
        )
83
        (port
84
                (pt 0 160)
85
                (input)
86
                (text "int_req_3" (rect 0 0 37 12)(font "Arial" ))
87
                (text "int_req_3" (rect 21 155 58 167)(font "Arial" ))
88
                (line (pt 0 160)(pt 16 160)(line_width 1))
89
        )
90
        (port
91
                (pt 232 32)
92
                (output)
93
                (text "mem_addr[15..0]" (rect 0 0 68 12)(font "Arial" ))
94
                (text "mem_addr[15..0]" (rect 143 27 211 39)(font "Arial" ))
95
                (line (pt 232 32)(pt 216 32)(line_width 3))
96
        )
97
        (port
98
                (pt 232 48)
99
                (output)
100
                (text "mem_wren" (rect 0 0 46 12)(font "Arial" ))
101
                (text "mem_wren" (rect 165 43 211 55)(font "Arial" ))
102
                (line (pt 232 48)(pt 216 48)(line_width 1))
103
        )
104
        (port
105
                (pt 232 64)
106
                (output)
107
                (text "mem_req" (rect 0 0 40 12)(font "Arial" ))
108
                (text "mem_req" (rect 171 59 211 71)(font "Arial" ))
109
                (line (pt 232 64)(pt 216 64)(line_width 1))
110
        )
111
        (port
112
                (pt 232 80)
113
                (output)
114
                (text "isr_addr[15..0]" (rect 0 0 56 12)(font "Arial" ))
115
                (text "isr_addr[15..0]" (rect 155 75 211 87)(font "Arial" ))
116
                (line (pt 232 80)(pt 216 80)(line_width 3))
117
        )
118
        (port
119
                (pt 232 96)
120
                (output)
121
                (text "cpu_req" (rect 0 0 33 12)(font "Arial" ))
122
                (text "cpu_req" (rect 178 91 211 103)(font "Arial" ))
123
                (line (pt 232 96)(pt 216 96)(line_width 1))
124
        )
125
        (port
126
                (pt 232 112)
127
                (output)
128
                (text "int_mask[15..0]" (rect 0 0 60 12)(font "Arial" ))
129
                (text "int_mask[15..0]" (rect 151 107 211 119)(font "Arial" ))
130
                (line (pt 232 112)(pt 216 112)(line_width 3))
131
        )
132
        (port
133
                (pt 232 128)
134
                (output)
135
                (text "current_state[3..0]" (rect 0 0 73 12)(font "Arial" ))
136
                (text "current_state[3..0]" (rect 138 123 211 135)(font "Arial" ))
137
                (line (pt 232 128)(pt 216 128)(line_width 3))
138
        )
139
        (port
140
                (pt 232 144)
141
                (output)
142
                (text "next_state[3..0]" (rect 0 0 61 12)(font "Arial" ))
143
                (text "next_state[3..0]" (rect 150 139 211 151)(font "Arial" ))
144
                (line (pt 232 144)(pt 216 144)(line_width 3))
145
        )
146
        (port
147
                (pt 232 160)
148
                (output)
149
                (text "int_ack_0" (rect 0 0 38 12)(font "Arial" ))
150
                (text "int_ack_0" (rect 173 155 211 167)(font "Arial" ))
151
                (line (pt 232 160)(pt 216 160)(line_width 1))
152
        )
153
        (port
154
                (pt 232 176)
155
                (output)
156
                (text "int_ack_1" (rect 0 0 37 12)(font "Arial" ))
157
                (text "int_ack_1" (rect 174 171 211 183)(font "Arial" ))
158
                (line (pt 232 176)(pt 216 176)(line_width 1))
159
        )
160
        (port
161
                (pt 232 192)
162
                (output)
163
                (text "int_ack_2" (rect 0 0 38 12)(font "Arial" ))
164
                (text "int_ack_2" (rect 173 187 211 199)(font "Arial" ))
165
                (line (pt 232 192)(pt 216 192)(line_width 1))
166
        )
167
        (port
168
                (pt 232 208)
169
                (output)
170
                (text "int_ack_3" (rect 0 0 38 12)(font "Arial" ))
171
                (text "int_ack_3" (rect 173 203 211 215)(font "Arial" ))
172
                (line (pt 232 208)(pt 216 208)(line_width 1))
173
        )
174
        (parameter
175
                "Idle"
176
                "0000"
177
                ""
178
                (type "PARAMETER_UNSIGNED_BIN") )
179
        (parameter
180
                "Read_Mask"
181
                "0001"
182
                ""
183
                (type "PARAMETER_UNSIGNED_BIN") )
184
        (parameter
185
                "Wait_Mem_1"
186
                "0010"
187
                ""
188
                (type "PARAMETER_UNSIGNED_BIN") )
189
        (parameter
190
                "Wait_Mem_2"
191
                "0011"
192
                ""
193
                (type "PARAMETER_UNSIGNED_BIN") )
194
        (parameter
195
                "Get_Mask"
196
                "0100"
197
                ""
198
                (type "PARAMETER_UNSIGNED_BIN") )
199
        (parameter
200
                "Int_Req_0"
201
                "0101"
202
                ""
203
                (type "PARAMETER_UNSIGNED_BIN") )
204
        (parameter
205
                "Int_Req_1"
206
                "0110"
207
                ""
208
                (type "PARAMETER_UNSIGNED_BIN") )
209
        (parameter
210
                "Int_Req_2"
211
                "0111"
212
                ""
213
                (type "PARAMETER_UNSIGNED_BIN") )
214
        (parameter
215
                "Int_Req_3"
216
                "1000"
217
                ""
218
                (type "PARAMETER_UNSIGNED_BIN") )
219
        (parameter
220
                "Wait_Req_0"
221
                "1001"
222
                ""
223
                (type "PARAMETER_UNSIGNED_BIN") )
224
        (parameter
225
                "Wait_Req_1"
226
                "1010"
227
                ""
228
                (type "PARAMETER_UNSIGNED_BIN") )
229
        (parameter
230
                "Wait_Req_2"
231
                "1011"
232
                ""
233
                (type "PARAMETER_UNSIGNED_BIN") )
234
        (parameter
235
                "Wait_Req_3"
236
                "1100"
237
                ""
238
                (type "PARAMETER_UNSIGNED_BIN") )
239
        (drawing
240
                (rectangle (rect 16 16 216 224)(line_width 1))
241
        )
242
        (annotation_block (parameter)(rect 248 -64 348 16))
243
)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.