OpenCores
URL https://opencores.org/ocsvn/2d_game_console/2d_game_console/trunk

Subversion Repositories 2d_game_console

[/] [2d_game_console/] [trunk/] [Processor_Quartus/] [SRAM_Interface.v.bak] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 lucas.vbal
 
2
module SRAM_Interface (
3
        iDATA,
4
        iADDR,
5
 
6
        oWE_N,
7
        oOE_N,
8
        oCE_N,
9
        oLB_N,
10
        oUB_N,
11
        oADDR,
12
        oRED,
13
        oGREEN,
14
        oBLUE
15
);
16
 
17
input   wire    [19:0]  iADDR;
18
input           wire    [15:0]  iDATA;
19
input           wire    iCLK;
20
input   wire    iRST;
21
 
22
output  reg     [7:0]           oRED;
23
output  reg     [7:0]           oGREEN;
24
output  reg     [7:0]           oBLUE;
25
output  reg     [19:0]  oADDR;
26
output  reg     oWE_N;
27
output  reg     oOE_N;
28
output  reg     oCE_N;
29
output  reg     oLB_N;
30
output  reg     oUB_N;
31
 
32
 
33
 
34
assign  oWE_N = 1'b1;
35
assign  oOE_N = 1'b0;
36
assign  oCE_N = 1'b0;
37
assign  oLB_N = 1'b0;
38
assign  oUB_N = 1'b0;
39
assign  oADDR = iADDR;
40
 
41
assign  oRED            [2:0]   =       3'b000;
42
assign  oRED            [7:3]   =       iDATA   [4:0];
43
 
44
assign  oGREEN  [1:0]   =       2'b00;
45
assign  oGREEN  [7:2]   =       iDATA   [10:5];
46
 
47
assign  oBLUE           [2:0]   =       3'b000;
48
assign  oBLUE           [7:3]   =       iDATA   [15:11];
49
 
50
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.