OpenCores
URL https://opencores.org/ocsvn/2d_game_console/2d_game_console/trunk

Subversion Repositories 2d_game_console

[/] [2d_game_console/] [trunk/] [Processor_Quartus/] [db/] [add_sub_nek.tdf] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 lucas.vbal
--lpm_add_sub CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="SUB" LPM_PIPELINE=1 LPM_REPRESENTATION="SIGNED" LPM_WIDTH=16 ONE_INPUT_IS_CONSTANT="NO" clock dataa datab overflow result
2
--VERSION_BEGIN 17.0 cbx_cycloneii 2017:04:25:18:06:29:SJ cbx_lpm_add_sub 2017:04:25:18:06:29:SJ cbx_mgl 2017:04:25:18:09:28:SJ cbx_nadder 2017:04:25:18:06:30:SJ cbx_stratix 2017:04:25:18:06:30:SJ cbx_stratixii 2017:04:25:18:06:30:SJ  VERSION_END
3
 
4
 
5
-- Copyright (C) 2017  Intel Corporation. All rights reserved.
6
--  Your use of Intel Corporation's design tools, logic functions
7
--  and other software and tools, and its AMPP partner logic
8
--  functions, and any output files from any of the foregoing
9
--  (including device programming or simulation files), and any
10
--  associated documentation or information are expressly subject
11
--  to the terms and conditions of the Intel Program License
12
--  Subscription Agreement, the Intel Quartus Prime License Agreement,
13
--  the Intel MegaCore Function License Agreement, or other
14
--  applicable license agreement, including, without limitation,
15
--  that your use is for the sole purpose of programming logic
16
--  devices manufactured by Intel and sold by Intel or its
17
--  authorized distributors.  Please refer to the applicable
18
--  agreement for further details.
19
 
20
 
21
 
22
--synthesis_resources = lut 18
23
SUBDESIGN add_sub_nek
24
(
25
        clock   :       input;
26
        dataa[15..0]    :       input;
27
        datab[15..0]    :       input;
28
        overflow        :       output;
29
        result[15..0]   :       output;
30
)
31
VARIABLE
32
        pipeline_dffe[15..0]    :       DFFE
33
                WITH (
34
                        power_up ="low"
35
                );
36
        overflow_dffe[15..0]    :       DFFE
37
                WITH (
38
                        power_up ="low"
39
                );
40
        result_int[15..0]       :       WIRE;
41
BEGIN
42
        result_int[] = dataa[] - datab[];
43
        pipeline_dffe[].clk = clock;
44
        overflow_dffe[].clk = clock;
45
        result[] = pipeline_dffe[15..0].q;
46
        pipeline_dffe[15..0].d = result_int[];
47
        overflow = overflow_dffe[0..0].q;
48
        overflow_dffe[0].d = (dataa[15] $ datab[15]) & (dataa[15] $ result_int[15]);
49
END;
50
--VALID FILE

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.