| 1 |
2 |
lucas.vbal |
--altsyncram ADDRESS_REG_B="CLOCK0" CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" CYCLONEII_M4K_COMPATIBILITY="ON" DEVICE_FAMILY="Cyclone IV E" LOW_POWER_MODE="AUTO" NUMWORDS_A=6 NUMWORDS_B=6 OPERATION_MODE="DUAL_PORT" OUTDATA_REG_B="CLOCK0" READ_DURING_WRITE_MODE_MIXED_PORTS="OLD_DATA" WIDTH_A=4 WIDTH_B=4 WIDTH_BYTEENA_A=1 WIDTHAD_A=3 WIDTHAD_B=3 address_a address_b clock0 clocken0 data_a q_b wren_a CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48
|
| 2 |
|
|
--VERSION_BEGIN 17.0 cbx_altera_syncram_nd_impl 2017:04:25:18:06:29:SJ cbx_altsyncram 2017:04:25:18:06:29:SJ cbx_cycloneii 2017:04:25:18:06:29:SJ cbx_lpm_add_sub 2017:04:25:18:06:29:SJ cbx_lpm_compare 2017:04:25:18:06:29:SJ cbx_lpm_decode 2017:04:25:18:06:29:SJ cbx_lpm_mux 2017:04:25:18:06:30:SJ cbx_mgl 2017:04:25:18:09:28:SJ cbx_nadder 2017:04:25:18:06:30:SJ cbx_stratix 2017:04:25:18:06:30:SJ cbx_stratixii 2017:04:25:18:06:30:SJ cbx_stratixiii 2017:04:25:18:06:30:SJ cbx_stratixv 2017:04:25:18:06:30:SJ cbx_util_mgl 2017:04:25:18:06:30:SJ VERSION_END
|
| 3 |
|
|
|
| 4 |
|
|
|
| 5 |
|
|
-- Copyright (C) 2017 Intel Corporation. All rights reserved.
|
| 6 |
|
|
-- Your use of Intel Corporation's design tools, logic functions
|
| 7 |
|
|
-- and other software and tools, and its AMPP partner logic
|
| 8 |
|
|
-- functions, and any output files from any of the foregoing
|
| 9 |
|
|
-- (including device programming or simulation files), and any
|
| 10 |
|
|
-- associated documentation or information are expressly subject
|
| 11 |
|
|
-- to the terms and conditions of the Intel Program License
|
| 12 |
|
|
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
|
| 13 |
|
|
-- the Intel MegaCore Function License Agreement, or other
|
| 14 |
|
|
-- applicable license agreement, including, without limitation,
|
| 15 |
|
|
-- that your use is for the sole purpose of programming logic
|
| 16 |
|
|
-- devices manufactured by Intel and sold by Intel or its
|
| 17 |
|
|
-- authorized distributors. Please refer to the applicable
|
| 18 |
|
|
-- agreement for further details.
|
| 19 |
|
|
|
| 20 |
|
|
|
| 21 |
|
|
FUNCTION cycloneive_ram_block (clk0, clk1, clr0, clr1, ena0, ena1, ena2, ena3, portaaddr[PORT_A_ADDRESS_WIDTH-1..0], portaaddrstall, portabyteenamasks[PORT_A_BYTE_ENABLE_MASK_WIDTH-1..0], portadatain[PORT_A_DATA_WIDTH-1..0], portare, portawe, portbaddr[PORT_B_ADDRESS_WIDTH-1..0], portbaddrstall, portbbyteenamasks[PORT_B_BYTE_ENABLE_MASK_WIDTH-1..0], portbdatain[PORT_B_DATA_WIDTH-1..0], portbre, portbwe)
|
| 22 |
|
|
WITH ( CLK0_CORE_CLOCK_ENABLE, CLK0_INPUT_CLOCK_ENABLE, CLK0_OUTPUT_CLOCK_ENABLE, CLK1_CORE_CLOCK_ENABLE, CLK1_INPUT_CLOCK_ENABLE, CLK1_OUTPUT_CLOCK_ENABLE, CONNECTIVITY_CHECKING, DATA_INTERLEAVE_OFFSET_IN_BITS, DATA_INTERLEAVE_WIDTH_IN_BITS, DONT_POWER_OPTIMIZE, INIT_FILE, INIT_FILE_LAYOUT, init_file_restructured, LOGICAL_RAM_NAME, mem_init0, mem_init1, mem_init2, mem_init3, mem_init4, MIXED_PORT_FEED_THROUGH_MODE, OPERATION_MODE, PORT_A_ADDRESS_CLEAR, PORT_A_ADDRESS_WIDTH = 1, PORT_A_BYTE_ENABLE_MASK_WIDTH = 1, PORT_A_BYTE_SIZE, PORT_A_DATA_OUT_CLEAR, PORT_A_DATA_OUT_CLOCK, PORT_A_DATA_WIDTH = 1, PORT_A_FIRST_ADDRESS, PORT_A_FIRST_BIT_NUMBER, PORT_A_LAST_ADDRESS, PORT_A_LOGICAL_RAM_DEPTH, PORT_A_LOGICAL_RAM_WIDTH, PORT_A_READ_DURING_WRITE_MODE, PORT_B_ADDRESS_CLEAR, PORT_B_ADDRESS_CLOCK, PORT_B_ADDRESS_WIDTH = 1, PORT_B_BYTE_ENABLE_CLOCK, PORT_B_BYTE_ENABLE_MASK_WIDTH = 1, PORT_B_BYTE_SIZE, PORT_B_DATA_IN_CLOCK, PORT_B_DATA_OUT_CLEAR, PORT_B_DATA_OUT_CLOCK, PORT_B_DATA_WIDTH = 1, PORT_B_FIRST_ADDRESS, PORT_B_FIRST_BIT_NUMBER, PORT_B_LAST_ADDRESS, PORT_B_LOGICAL_RAM_DEPTH, PORT_B_LOGICAL_RAM_WIDTH, PORT_B_READ_DURING_WRITE_MODE, PORT_B_READ_ENABLE_CLOCK, PORT_B_WRITE_ENABLE_CLOCK, POWER_UP_UNINITIALIZED, RAM_BLOCK_TYPE, SAFE_WRITE, WIDTH_ECCSTATUS)
|
| 23 |
|
|
RETURNS ( portadataout[PORT_A_DATA_WIDTH-1..0], portbdataout[PORT_B_DATA_WIDTH-1..0]);
|
| 24 |
|
|
|
| 25 |
|
|
--synthesis_resources = M9K 1
|
| 26 |
|
|
OPTIONS ALTERA_INTERNAL_OPTION = "OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION";
|
| 27 |
|
|
|
| 28 |
|
|
SUBDESIGN altsyncram_4b81
|
| 29 |
|
|
(
|
| 30 |
|
|
address_a[2..0] : input;
|
| 31 |
|
|
address_b[2..0] : input;
|
| 32 |
|
|
clock0 : input;
|
| 33 |
|
|
clocken0 : input;
|
| 34 |
|
|
data_a[3..0] : input;
|
| 35 |
|
|
q_b[3..0] : output;
|
| 36 |
|
|
wren_a : input;
|
| 37 |
|
|
)
|
| 38 |
|
|
VARIABLE
|
| 39 |
|
|
ram_block3a0 : cycloneive_ram_block
|
| 40 |
|
|
WITH (
|
| 41 |
|
|
CLK0_CORE_CLOCK_ENABLE = "ena0",
|
| 42 |
|
|
CLK0_INPUT_CLOCK_ENABLE = "ena0",
|
| 43 |
|
|
CLK0_OUTPUT_CLOCK_ENABLE = "ena0",
|
| 44 |
|
|
CONNECTIVITY_CHECKING = "OFF",
|
| 45 |
|
|
LOGICAL_RAM_NAME = "ALTSYNCRAM",
|
| 46 |
|
|
MIXED_PORT_FEED_THROUGH_MODE = "old",
|
| 47 |
|
|
OPERATION_MODE = "dual_port",
|
| 48 |
|
|
PORT_A_ADDRESS_WIDTH = 3,
|
| 49 |
|
|
PORT_A_DATA_WIDTH = 1,
|
| 50 |
|
|
PORT_A_FIRST_ADDRESS = 0,
|
| 51 |
|
|
PORT_A_FIRST_BIT_NUMBER = 0,
|
| 52 |
|
|
PORT_A_LAST_ADDRESS = 5,
|
| 53 |
|
|
PORT_A_LOGICAL_RAM_DEPTH = 6,
|
| 54 |
|
|
PORT_A_LOGICAL_RAM_WIDTH = 4,
|
| 55 |
|
|
PORT_B_ADDRESS_CLEAR = "none",
|
| 56 |
|
|
PORT_B_ADDRESS_CLOCK = "clock0",
|
| 57 |
|
|
PORT_B_ADDRESS_WIDTH = 3,
|
| 58 |
|
|
PORT_B_DATA_OUT_CLEAR = "none",
|
| 59 |
|
|
PORT_B_DATA_OUT_CLOCK = "clock0",
|
| 60 |
|
|
PORT_B_DATA_WIDTH = 1,
|
| 61 |
|
|
PORT_B_FIRST_ADDRESS = 0,
|
| 62 |
|
|
PORT_B_FIRST_BIT_NUMBER = 0,
|
| 63 |
|
|
PORT_B_LAST_ADDRESS = 5,
|
| 64 |
|
|
PORT_B_LOGICAL_RAM_DEPTH = 6,
|
| 65 |
|
|
PORT_B_LOGICAL_RAM_WIDTH = 4,
|
| 66 |
|
|
PORT_B_READ_ENABLE_CLOCK = "clock0",
|
| 67 |
|
|
RAM_BLOCK_TYPE = "AUTO"
|
| 68 |
|
|
);
|
| 69 |
|
|
ram_block3a1 : cycloneive_ram_block
|
| 70 |
|
|
WITH (
|
| 71 |
|
|
CLK0_CORE_CLOCK_ENABLE = "ena0",
|
| 72 |
|
|
CLK0_INPUT_CLOCK_ENABLE = "ena0",
|
| 73 |
|
|
CLK0_OUTPUT_CLOCK_ENABLE = "ena0",
|
| 74 |
|
|
CONNECTIVITY_CHECKING = "OFF",
|
| 75 |
|
|
LOGICAL_RAM_NAME = "ALTSYNCRAM",
|
| 76 |
|
|
MIXED_PORT_FEED_THROUGH_MODE = "old",
|
| 77 |
|
|
OPERATION_MODE = "dual_port",
|
| 78 |
|
|
PORT_A_ADDRESS_WIDTH = 3,
|
| 79 |
|
|
PORT_A_DATA_WIDTH = 1,
|
| 80 |
|
|
PORT_A_FIRST_ADDRESS = 0,
|
| 81 |
|
|
PORT_A_FIRST_BIT_NUMBER = 1,
|
| 82 |
|
|
PORT_A_LAST_ADDRESS = 5,
|
| 83 |
|
|
PORT_A_LOGICAL_RAM_DEPTH = 6,
|
| 84 |
|
|
PORT_A_LOGICAL_RAM_WIDTH = 4,
|
| 85 |
|
|
PORT_B_ADDRESS_CLEAR = "none",
|
| 86 |
|
|
PORT_B_ADDRESS_CLOCK = "clock0",
|
| 87 |
|
|
PORT_B_ADDRESS_WIDTH = 3,
|
| 88 |
|
|
PORT_B_DATA_OUT_CLEAR = "none",
|
| 89 |
|
|
PORT_B_DATA_OUT_CLOCK = "clock0",
|
| 90 |
|
|
PORT_B_DATA_WIDTH = 1,
|
| 91 |
|
|
PORT_B_FIRST_ADDRESS = 0,
|
| 92 |
|
|
PORT_B_FIRST_BIT_NUMBER = 1,
|
| 93 |
|
|
PORT_B_LAST_ADDRESS = 5,
|
| 94 |
|
|
PORT_B_LOGICAL_RAM_DEPTH = 6,
|
| 95 |
|
|
PORT_B_LOGICAL_RAM_WIDTH = 4,
|
| 96 |
|
|
PORT_B_READ_ENABLE_CLOCK = "clock0",
|
| 97 |
|
|
RAM_BLOCK_TYPE = "AUTO"
|
| 98 |
|
|
);
|
| 99 |
|
|
ram_block3a2 : cycloneive_ram_block
|
| 100 |
|
|
WITH (
|
| 101 |
|
|
CLK0_CORE_CLOCK_ENABLE = "ena0",
|
| 102 |
|
|
CLK0_INPUT_CLOCK_ENABLE = "ena0",
|
| 103 |
|
|
CLK0_OUTPUT_CLOCK_ENABLE = "ena0",
|
| 104 |
|
|
CONNECTIVITY_CHECKING = "OFF",
|
| 105 |
|
|
LOGICAL_RAM_NAME = "ALTSYNCRAM",
|
| 106 |
|
|
MIXED_PORT_FEED_THROUGH_MODE = "old",
|
| 107 |
|
|
OPERATION_MODE = "dual_port",
|
| 108 |
|
|
PORT_A_ADDRESS_WIDTH = 3,
|
| 109 |
|
|
PORT_A_DATA_WIDTH = 1,
|
| 110 |
|
|
PORT_A_FIRST_ADDRESS = 0,
|
| 111 |
|
|
PORT_A_FIRST_BIT_NUMBER = 2,
|
| 112 |
|
|
PORT_A_LAST_ADDRESS = 5,
|
| 113 |
|
|
PORT_A_LOGICAL_RAM_DEPTH = 6,
|
| 114 |
|
|
PORT_A_LOGICAL_RAM_WIDTH = 4,
|
| 115 |
|
|
PORT_B_ADDRESS_CLEAR = "none",
|
| 116 |
|
|
PORT_B_ADDRESS_CLOCK = "clock0",
|
| 117 |
|
|
PORT_B_ADDRESS_WIDTH = 3,
|
| 118 |
|
|
PORT_B_DATA_OUT_CLEAR = "none",
|
| 119 |
|
|
PORT_B_DATA_OUT_CLOCK = "clock0",
|
| 120 |
|
|
PORT_B_DATA_WIDTH = 1,
|
| 121 |
|
|
PORT_B_FIRST_ADDRESS = 0,
|
| 122 |
|
|
PORT_B_FIRST_BIT_NUMBER = 2,
|
| 123 |
|
|
PORT_B_LAST_ADDRESS = 5,
|
| 124 |
|
|
PORT_B_LOGICAL_RAM_DEPTH = 6,
|
| 125 |
|
|
PORT_B_LOGICAL_RAM_WIDTH = 4,
|
| 126 |
|
|
PORT_B_READ_ENABLE_CLOCK = "clock0",
|
| 127 |
|
|
RAM_BLOCK_TYPE = "AUTO"
|
| 128 |
|
|
);
|
| 129 |
|
|
ram_block3a3 : cycloneive_ram_block
|
| 130 |
|
|
WITH (
|
| 131 |
|
|
CLK0_CORE_CLOCK_ENABLE = "ena0",
|
| 132 |
|
|
CLK0_INPUT_CLOCK_ENABLE = "ena0",
|
| 133 |
|
|
CLK0_OUTPUT_CLOCK_ENABLE = "ena0",
|
| 134 |
|
|
CONNECTIVITY_CHECKING = "OFF",
|
| 135 |
|
|
LOGICAL_RAM_NAME = "ALTSYNCRAM",
|
| 136 |
|
|
MIXED_PORT_FEED_THROUGH_MODE = "old",
|
| 137 |
|
|
OPERATION_MODE = "dual_port",
|
| 138 |
|
|
PORT_A_ADDRESS_WIDTH = 3,
|
| 139 |
|
|
PORT_A_DATA_WIDTH = 1,
|
| 140 |
|
|
PORT_A_FIRST_ADDRESS = 0,
|
| 141 |
|
|
PORT_A_FIRST_BIT_NUMBER = 3,
|
| 142 |
|
|
PORT_A_LAST_ADDRESS = 5,
|
| 143 |
|
|
PORT_A_LOGICAL_RAM_DEPTH = 6,
|
| 144 |
|
|
PORT_A_LOGICAL_RAM_WIDTH = 4,
|
| 145 |
|
|
PORT_B_ADDRESS_CLEAR = "none",
|
| 146 |
|
|
PORT_B_ADDRESS_CLOCK = "clock0",
|
| 147 |
|
|
PORT_B_ADDRESS_WIDTH = 3,
|
| 148 |
|
|
PORT_B_DATA_OUT_CLEAR = "none",
|
| 149 |
|
|
PORT_B_DATA_OUT_CLOCK = "clock0",
|
| 150 |
|
|
PORT_B_DATA_WIDTH = 1,
|
| 151 |
|
|
PORT_B_FIRST_ADDRESS = 0,
|
| 152 |
|
|
PORT_B_FIRST_BIT_NUMBER = 3,
|
| 153 |
|
|
PORT_B_LAST_ADDRESS = 5,
|
| 154 |
|
|
PORT_B_LOGICAL_RAM_DEPTH = 6,
|
| 155 |
|
|
PORT_B_LOGICAL_RAM_WIDTH = 4,
|
| 156 |
|
|
PORT_B_READ_ENABLE_CLOCK = "clock0",
|
| 157 |
|
|
RAM_BLOCK_TYPE = "AUTO"
|
| 158 |
|
|
);
|
| 159 |
|
|
address_a_wire[2..0] : WIRE;
|
| 160 |
|
|
address_b_wire[2..0] : WIRE;
|
| 161 |
|
|
|
| 162 |
|
|
BEGIN
|
| 163 |
|
|
ram_block3a[3..0].clk0 = clock0;
|
| 164 |
|
|
ram_block3a[3..0].ena0 = clocken0;
|
| 165 |
|
|
ram_block3a[3..0].portaaddr[] = ( address_a_wire[2..0]);
|
| 166 |
|
|
ram_block3a[0].portadatain[] = ( data_a[0..0]);
|
| 167 |
|
|
ram_block3a[1].portadatain[] = ( data_a[1..1]);
|
| 168 |
|
|
ram_block3a[2].portadatain[] = ( data_a[2..2]);
|
| 169 |
|
|
ram_block3a[3].portadatain[] = ( data_a[3..3]);
|
| 170 |
|
|
ram_block3a[3..0].portawe = wren_a;
|
| 171 |
|
|
ram_block3a[3..0].portbaddr[] = ( address_b_wire[2..0]);
|
| 172 |
|
|
ram_block3a[3..0].portbre = B"1111";
|
| 173 |
|
|
address_a_wire[] = address_a[];
|
| 174 |
|
|
address_b_wire[] = address_b[];
|
| 175 |
|
|
q_b[] = ( ram_block3a[3..0].portbdataout[0..0]);
|
| 176 |
|
|
END;
|
| 177 |
|
|
--VALID FILE
|
