1 |
2 |
lucas.vbal |
--lpm_decode CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone IV E" LPM_DECODES=8 LPM_WIDTH=3 data enable eq
|
2 |
|
|
--VERSION_BEGIN 17.0 cbx_cycloneii 2017:04:25:18:06:29:SJ cbx_lpm_add_sub 2017:04:25:18:06:29:SJ cbx_lpm_compare 2017:04:25:18:06:29:SJ cbx_lpm_decode 2017:04:25:18:06:29:SJ cbx_mgl 2017:04:25:18:09:28:SJ cbx_nadder 2017:04:25:18:06:30:SJ cbx_stratix 2017:04:25:18:06:30:SJ cbx_stratixii 2017:04:25:18:06:30:SJ VERSION_END
|
3 |
|
|
|
4 |
|
|
|
5 |
|
|
-- Copyright (C) 2017 Intel Corporation. All rights reserved.
|
6 |
|
|
-- Your use of Intel Corporation's design tools, logic functions
|
7 |
|
|
-- and other software and tools, and its AMPP partner logic
|
8 |
|
|
-- functions, and any output files from any of the foregoing
|
9 |
|
|
-- (including device programming or simulation files), and any
|
10 |
|
|
-- associated documentation or information are expressly subject
|
11 |
|
|
-- to the terms and conditions of the Intel Program License
|
12 |
|
|
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
|
13 |
|
|
-- the Intel MegaCore Function License Agreement, or other
|
14 |
|
|
-- applicable license agreement, including, without limitation,
|
15 |
|
|
-- that your use is for the sole purpose of programming logic
|
16 |
|
|
-- devices manufactured by Intel and sold by Intel or its
|
17 |
|
|
-- authorized distributors. Please refer to the applicable
|
18 |
|
|
-- agreement for further details.
|
19 |
|
|
|
20 |
|
|
|
21 |
|
|
|
22 |
|
|
--synthesis_resources = lut 8
|
23 |
|
|
SUBDESIGN decode_rsa
|
24 |
|
|
(
|
25 |
|
|
data[2..0] : input;
|
26 |
|
|
enable : input;
|
27 |
|
|
eq[7..0] : output;
|
28 |
|
|
)
|
29 |
|
|
VARIABLE
|
30 |
|
|
data_wire[2..0] : WIRE;
|
31 |
|
|
enable_wire : WIRE;
|
32 |
|
|
eq_node[7..0] : WIRE;
|
33 |
|
|
eq_wire[7..0] : WIRE;
|
34 |
|
|
w_anode823w[3..0] : WIRE;
|
35 |
|
|
w_anode840w[3..0] : WIRE;
|
36 |
|
|
w_anode850w[3..0] : WIRE;
|
37 |
|
|
w_anode860w[3..0] : WIRE;
|
38 |
|
|
w_anode870w[3..0] : WIRE;
|
39 |
|
|
w_anode880w[3..0] : WIRE;
|
40 |
|
|
w_anode890w[3..0] : WIRE;
|
41 |
|
|
w_anode900w[3..0] : WIRE;
|
42 |
|
|
|
43 |
|
|
BEGIN
|
44 |
|
|
data_wire[] = data[];
|
45 |
|
|
enable_wire = enable;
|
46 |
|
|
eq[] = eq_node[];
|
47 |
|
|
eq_node[7..0] = eq_wire[7..0];
|
48 |
|
|
eq_wire[] = ( w_anode900w[3..3], w_anode890w[3..3], w_anode880w[3..3], w_anode870w[3..3], w_anode860w[3..3], w_anode850w[3..3], w_anode840w[3..3], w_anode823w[3..3]);
|
49 |
|
|
w_anode823w[] = ( (w_anode823w[2..2] & (! data_wire[2..2])), (w_anode823w[1..1] & (! data_wire[1..1])), (w_anode823w[0..0] & (! data_wire[0..0])), enable_wire);
|
50 |
|
|
w_anode840w[] = ( (w_anode840w[2..2] & (! data_wire[2..2])), (w_anode840w[1..1] & (! data_wire[1..1])), (w_anode840w[0..0] & data_wire[0..0]), enable_wire);
|
51 |
|
|
w_anode850w[] = ( (w_anode850w[2..2] & (! data_wire[2..2])), (w_anode850w[1..1] & data_wire[1..1]), (w_anode850w[0..0] & (! data_wire[0..0])), enable_wire);
|
52 |
|
|
w_anode860w[] = ( (w_anode860w[2..2] & (! data_wire[2..2])), (w_anode860w[1..1] & data_wire[1..1]), (w_anode860w[0..0] & data_wire[0..0]), enable_wire);
|
53 |
|
|
w_anode870w[] = ( (w_anode870w[2..2] & data_wire[2..2]), (w_anode870w[1..1] & (! data_wire[1..1])), (w_anode870w[0..0] & (! data_wire[0..0])), enable_wire);
|
54 |
|
|
w_anode880w[] = ( (w_anode880w[2..2] & data_wire[2..2]), (w_anode880w[1..1] & (! data_wire[1..1])), (w_anode880w[0..0] & data_wire[0..0]), enable_wire);
|
55 |
|
|
w_anode890w[] = ( (w_anode890w[2..2] & data_wire[2..2]), (w_anode890w[1..1] & data_wire[1..1]), (w_anode890w[0..0] & (! data_wire[0..0])), enable_wire);
|
56 |
|
|
w_anode900w[] = ( (w_anode900w[2..2] & data_wire[2..2]), (w_anode900w[1..1] & data_wire[1..1]), (w_anode900w[0..0] & data_wire[0..0]), enable_wire);
|
57 |
|
|
END;
|
58 |
|
|
--VALID FILE
|