1 |
2 |
lucas.vbal |
--lpm_divide DEVICE_FAMILY="Cyclone IV E" LPM_DREPRESENTATION="SIGNED" LPM_NREPRESENTATION="SIGNED" LPM_PIPELINE=3 LPM_REMAINDERPOSITIVE="TRUE" LPM_WIDTHD=16 LPM_WIDTHN=16 MAXIMIZE_SPEED=6 OPTIMIZE_FOR_SPEED=5 clock denom numer quotient remain CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 IGNORE_CARRY_BUFFERS="OFF"
|
2 |
|
|
--VERSION_BEGIN 17.0 cbx_cycloneii 2017:04:25:18:06:29:SJ cbx_lpm_abs 2017:04:25:18:06:29:SJ cbx_lpm_add_sub 2017:04:25:18:06:29:SJ cbx_lpm_divide 2017:04:25:18:06:29:SJ cbx_mgl 2017:04:25:18:09:28:SJ cbx_nadder 2017:04:25:18:06:30:SJ cbx_stratix 2017:04:25:18:06:30:SJ cbx_stratixii 2017:04:25:18:06:30:SJ cbx_util_mgl 2017:04:25:18:06:30:SJ VERSION_END
|
3 |
|
|
|
4 |
|
|
|
5 |
|
|
-- Copyright (C) 2017 Intel Corporation. All rights reserved.
|
6 |
|
|
-- Your use of Intel Corporation's design tools, logic functions
|
7 |
|
|
-- and other software and tools, and its AMPP partner logic
|
8 |
|
|
-- functions, and any output files from any of the foregoing
|
9 |
|
|
-- (including device programming or simulation files), and any
|
10 |
|
|
-- associated documentation or information are expressly subject
|
11 |
|
|
-- to the terms and conditions of the Intel Program License
|
12 |
|
|
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
|
13 |
|
|
-- the Intel MegaCore Function License Agreement, or other
|
14 |
|
|
-- applicable license agreement, including, without limitation,
|
15 |
|
|
-- that your use is for the sole purpose of programming logic
|
16 |
|
|
-- devices manufactured by Intel and sold by Intel or its
|
17 |
|
|
-- authorized distributors. Please refer to the applicable
|
18 |
|
|
-- agreement for further details.
|
19 |
|
|
|
20 |
|
|
|
21 |
|
|
FUNCTION sign_div_unsign_oqh (clock, denominator[15..0], numerator[15..0])
|
22 |
|
|
RETURNS ( quotient[15..0], remainder[15..0]);
|
23 |
|
|
|
24 |
|
|
--synthesis_resources = lut 196 reg 198
|
25 |
|
|
SUBDESIGN lpm_divide_v5t
|
26 |
|
|
(
|
27 |
|
|
clock : input;
|
28 |
|
|
denom[15..0] : input;
|
29 |
|
|
numer[15..0] : input;
|
30 |
|
|
quotient[15..0] : output;
|
31 |
|
|
remain[15..0] : output;
|
32 |
|
|
)
|
33 |
|
|
VARIABLE
|
34 |
|
|
divider : sign_div_unsign_oqh;
|
35 |
|
|
numer_tmp[15..0] : WIRE;
|
36 |
|
|
|
37 |
|
|
BEGIN
|
38 |
|
|
divider.clock = clock;
|
39 |
|
|
divider.denominator[] = denom[];
|
40 |
|
|
divider.numerator[] = numer_tmp[];
|
41 |
|
|
numer_tmp[] = numer[];
|
42 |
|
|
quotient[] = divider.quotient[];
|
43 |
|
|
remain[] = divider.remainder[];
|
44 |
|
|
END;
|
45 |
|
|
--VALID FILE
|