OpenCores
URL https://opencores.org/ocsvn/6809_6309_compatible_core/6809_6309_compatible_core/trunk

Subversion Repositories 6809_6309_compatible_core

[/] [6809_6309_compatible_core/] [trunk/] [rtl/] [verilog/] [BUGS.txt] - Blame information for rev 10

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 ale500
Known bugs are described here
2
 
3 10 ale500
07.02.14
4
--------
5
 
6
- no known bugs
7
 
8 9 ale500
06.01.14
9
--------
10
 
11
- no known bugs
12
 
13 7 ale500
05.01.14
14
--------
15 9 ale500
- The bit instruction modifies the destination (it shouldn't)
16 7 ale500
- The E flag is not read back when RTI is processed. This means that FIRQ will not return
17
  correctly.
18
 
19
 
20 6 ale500
01.01.14
21
--------
22
- SYNC doesn't work as expected
23
- The E flag is not read back when RTI is processed. This means that FIRQ will not return
24
  correctly.
25
 
26 5 ale500
31.12.13
27
--------
28
- CWAI, SYNC don't work as expected
29
- The E flag is not read back when RTI is processed. This means that FIRQ will not return
30
  correctly.
31
 
32 4 ale500
30.12.13
33
--------
34 5 ale500
- EXG doesn't work, the register file can only be written once in the WriteBack cycle.
35
- The E flag is not read back when RTI is processed. This means that FIRQ will not return
36
  correctly.
37 4 ale500
 
38
 
39 2 ale500
28.12.13
40
--------
41
 
42
- EXG doesn't work, the register file can only be written once in the WriteBack cycle.
43
- LEAX/LEAY do not modify the Z flag
44
- The E flag is not read back when RTI is processed. This means that FIRQ will not return
45 4 ale500
  correctly.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.