URL https://opencores.org/ocsvn/6809_6309_compatible_core/6809_6309_compatible_core/trunk

Subversion Repositories 6809_6309_compatible_core

[/] [6809_6309_compatible_core/] [trunk/] [syn/] [lattice/] [P6809/] [P6809_P6809.dir/] [5_1.par] - Blame information for rev 12

Details | Compare with Previous | View Log


 
Lattice Place and Route Report for Design "P6809_P6809_map.ncd"
Sun Jul 06 07:47:00 2014
 
PAR: Place And Route Diamond (64-bit) 3.1.0.96.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF P6809_P6809_map.ncd P6809_P6809.dir/5_1.ncd P6809_P6809.prf
Preference file: P6809_P6809.prf.
Placement level-cost: 5-1.
Routing Iterations: 6
 
Loading design for application par from file P6809_P6809_map.ncd.
Design name: CC3_top
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.1_x64/ispfpga.
Package Status:                     Final          Version 1.36
Performance Hardware Data Status:   Final)         Version 23.4
License checked out.
 
 
Ignore Preference Error(s):  True
Device utilization summary:
 
   PIO (prelim)   69+4(JTAG)/336     22% used
                  69+4(JTAG)/115     63% bonded
   IOLOGIC           10/336           2% used
 
   SLICE           1234/3432         35% used
 
   GSR                1/1           100% used
   EBR               10/26           38% used
 
 
INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific datasheet for additional details.
INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
Number of Signals: 2876
Number of Connections: 9723
 
Pin Constraint Summary:
   68 out of 68 pins locked (100% locked).
 
The following 1 signal is selected to use the primary clock routing resources:
    clk40_i_c (driver: clk40_i, clk load #: 318)
 
 
The following 3 signals are selected to use the secondary clock routing resources:
    cpu0/G_9 (driver: cpu0/SLICE_837, clk load #: 0, sr load #: 0, ce load #: 111)
    cpu0/k_ealo_cnv_0[0] (driver: cpu0/SLICE_744, clk load #: 0, sr load #: 0, ce load #: 17)
    cpu0/regs/PC_0_sqmuxa_1_i_o2_RNIHDJD1 (driver: cpu0/regs/SLICE_887, clk load #: 0, sr load #: 0, ce load #: 16)
 
Signal reset_o_c is selected as Global Set/Reset.
.
Starting Placer Phase 0.
............
Finished Placer Phase 0.  REAL time: 2 secs
 
Starting Placer Phase 1.
........................
Placer score = 779607.
Finished Placer Phase 1.  REAL time: 6 secs
 
Starting Placer Phase 2.
.
Placer score =  774076
Finished Placer Phase 2.  REAL time: 7 secs
 
 
------------------ Clock Report ------------------
 
Global Clock Resources:
  CLK_PIN    : 1 out of 8 (12%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)
 
Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "clk40_i_c" from comp "clk40_i" on CLK_PIN site "27 (PL22A)", clk load = 318
  SECONDARY "cpu0/G_9" from F0 on comp "cpu0/SLICE_837" on site "R21C18A", clk load = 0, ce load = 111, sr load = 0
  SECONDARY "cpu0/k_ealo_cnv_0[0]" from F1 on comp "cpu0/SLICE_744" on site "R21C18B", clk load = 0, ce load = 17, sr load = 0
  SECONDARY "cpu0/regs/PC_0_sqmuxa_1_i_o2_RNIHDJD1" from F1 on comp "cpu0/regs/SLICE_887" on site "R14C20A", clk load = 0, ce load = 16, sr load = 0
 
  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 3 out of 8 (37%)
 
Edge Clocks:
  No edge clock selected.
 
--------------- End of Clock Report ---------------
 
 
I/O Usage Summary (final):
   69 + 4(JTAG) out of 336 (21.7%) PIO sites used.
   69 + 4(JTAG) out of 115 (63.5%) bonded PIO sites used.
   Number of PIO comps: 69; differential: 0
   Number of Vref pins used: 0
 
I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 11 / 28 ( 39%) | 2.5V       | -         |
| 1        | 13 / 29 ( 44%) | 2.5V       | -         |
| 2        | 20 / 29 ( 68%) | 2.5V       | -         |
| 3        | 8 / 9 ( 88%)   | 2.5V       | -         |
| 4        | 7 / 10 ( 70%)  | 2.5V       | -         |
| 5        | 10 / 10 (100%) | 2.5V       | -         |
+----------+----------------+------------+-----------+
 
Total placer CPU time: 6 secs
 
Dumping design to file P6809_P6809.dir/5_1.ncd.
 
 
-----------------------------------------------------------------
INFO - par: ASE feature is off due to non timing-driven settings.
-----------------------------------------------------------------
 
 
Starting router resource preassignment
 
Completed router resource preassignment. Real time: 9 secs
 
Start NBR router at 07:47:09 07/06/14
 
*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to
      solve the conflicts while keeping the critical connections
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections
      are routed.
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify
      your design. Thanks.
*****************************************************************
 
Start NBR special constraint process at 07:47:09 07/06/14
 
Start NBR section for initial routing
Level 4, iteration 1
290(0.08%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 11 secs
 
Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 5 (0.50%)
 
Start NBR section for normal routing
Level 4, iteration 1
125(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 11 secs
Level 4, iteration 2
46(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 11 secs
Level 4, iteration 3
17(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs
Level 4, iteration 4
11(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs
Level 4, iteration 5
8(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs
Level 4, iteration 6
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs
Level 4, iteration 7
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs
Level 4, iteration 8
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs
Level 4, iteration 9
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs
Level 4, iteration 10
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs
Level 4, iteration 11
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs
 
Start NBR section for re-routing
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs
 
Start NBR section for post-routing
 
End NBR router with 0 unrouted connection
 
NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack : 
  Timing score : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.
 
 
Total CPU time 12 secs
Total REAL time: 12 secs
Completely routed.
End of route.  9723 routed (100.00%); 0 unrouted.
Checking DRC ...
No errors found.
 
Hold time timing score: 0, hold timing errors: 0
 
Timing score: 0
 
Dumping design to file P6809_P6809.dir/5_1.ncd.
 
 
All signals are completely routed.
 
PAR_SUMMARY::Number of errors = 0
 
Total CPU  time to completion: 13 secs
Total REAL time to completion: 14 secs
 
par done!
 
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

Browse

Tools

Subversion Repositories 6809_6309_compatible_core

[/] [6809_6309_compatible_core/] [trunk/] [syn/] [lattice/] [P6809/] [P6809_P6809.dir/] [5_1.par] - Blame information for rev 12

Line No.	Rev	Author	Line
1	12	ale500
2			`Lattice Place and Route Report for Design "P6809_P6809_map.ncd"`
3			`Sun Jul 06 07:47:00 2014`
4
5			`PAR: Place And Route Diamond (64-bit) 3.1.0.96.`
6			`Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF P6809_P6809_map.ncd P6809_P6809.dir/5_1.ncd P6809_P6809.prf`
7			`Preference file: P6809_P6809.prf.`
8			`Placement level-cost: 5-1.`
9			`Routing Iterations: 6`
10
11			`Loading design for application par from file P6809_P6809_map.ncd.`
12			`Design name: CC3_top`
13			`NCD version: 3.2`
14			`Vendor: LATTICE`
15			`Device: LCMXO2-7000HE`
16			`Package: TQFP144`
17			`Performance: 4`
18			`Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.1_x64/ispfpga.`
19			`Package Status: Final Version 1.36`
20			`Performance Hardware Data Status: Final) Version 23.4`
21			`License checked out.`
22
23
24			`Ignore Preference Error(s): True`
25			`Device utilization summary:`
26
27			`PIO (prelim) 69+4(JTAG)/336 22% used`
28			`69+4(JTAG)/115 63% bonded`
29			`IOLOGIC 10/336 2% used`
30
31			`SLICE 1234/3432 35% used`
32
33			`GSR 1/1 100% used`
34			`EBR 10/26 38% used`
35
36
37			`INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific datasheet for additional details.`
38			`INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.`
39			`Number of Signals: 2876`
40			`Number of Connections: 9723`
41
42			`Pin Constraint Summary:`
43			`68 out of 68 pins locked (100% locked).`
44
45			`The following 1 signal is selected to use the primary clock routing resources:`
46			`clk40_i_c (driver: clk40_i, clk load #: 318)`
47
48
49			`The following 3 signals are selected to use the secondary clock routing resources:`
50			`cpu0/G_9 (driver: cpu0/SLICE_837, clk load #: 0, sr load #: 0, ce load #: 111)`
51			`cpu0/k_ealo_cnv_0[0] (driver: cpu0/SLICE_744, clk load #: 0, sr load #: 0, ce load #: 17)`
52			`cpu0/regs/PC_0_sqmuxa_1_i_o2_RNIHDJD1 (driver: cpu0/regs/SLICE_887, clk load #: 0, sr load #: 0, ce load #: 16)`
53
54			`Signal reset_o_c is selected as Global Set/Reset.`
55			`.`
56			`Starting Placer Phase 0.`
57			`............`
58			`Finished Placer Phase 0. REAL time: 2 secs`
59
60			`Starting Placer Phase 1.`
61			`........................`
62			`Placer score = 779607.`
63			`Finished Placer Phase 1. REAL time: 6 secs`
64
65			`Starting Placer Phase 2.`
66			`.`
67			`Placer score = 774076`
68			`Finished Placer Phase 2. REAL time: 7 secs`
69
70
71			`------------------ Clock Report ------------------`
72
73			`Global Clock Resources:`
74			`CLK_PIN : 1 out of 8 (12%)`
75			`PLL : 0 out of 2 (0%)`
76			`DCM : 0 out of 2 (0%)`
77			`DCC : 0 out of 8 (0%)`
78
79			`Quadrants All (TL, TR, BL, BR) - Global Clocks:`
80			`PRIMARY "clk40_i_c" from comp "clk40_i" on CLK_PIN site "27 (PL22A)", clk load = 318`
81			`SECONDARY "cpu0/G_9" from F0 on comp "cpu0/SLICE_837" on site "R21C18A", clk load = 0, ce load = 111, sr load = 0`
82			`SECONDARY "cpu0/k_ealo_cnv_0[0]" from F1 on comp "cpu0/SLICE_744" on site "R21C18B", clk load = 0, ce load = 17, sr load = 0`
83			`SECONDARY "cpu0/regs/PC_0_sqmuxa_1_i_o2_RNIHDJD1" from F1 on comp "cpu0/regs/SLICE_887" on site "R14C20A", clk load = 0, ce load = 16, sr load = 0`
84
85			`PRIMARY : 1 out of 8 (12%)`
86			`SECONDARY: 3 out of 8 (37%)`
87
88			`Edge Clocks:`
89			`No edge clock selected.`
90
91			`--------------- End of Clock Report ---------------`
92
93
94			`I/O Usage Summary (final):`
95			`69 + 4(JTAG) out of 336 (21.7%) PIO sites used.`
96			`69 + 4(JTAG) out of 115 (63.5%) bonded PIO sites used.`
97			`Number of PIO comps: 69; differential: 0`
98			`Number of Vref pins used: 0`
99
100			`I/O Bank Usage Summary:`
101			`+----------+----------------+------------+-----------+`
102			`\| I/O Bank \| Usage \| Bank Vccio \| Bank Vref \|`
103			`+----------+----------------+------------+-----------+`
104			`\| 0 \| 11 / 28 ( 39%) \| 2.5V \| - \|`
105			`\| 1 \| 13 / 29 ( 44%) \| 2.5V \| - \|`
106			`\| 2 \| 20 / 29 ( 68%) \| 2.5V \| - \|`
107			`\| 3 \| 8 / 9 ( 88%) \| 2.5V \| - \|`
108			`\| 4 \| 7 / 10 ( 70%) \| 2.5V \| - \|`
109			`\| 5 \| 10 / 10 (100%) \| 2.5V \| - \|`
110			`+----------+----------------+------------+-----------+`
111
112			`Total placer CPU time: 6 secs`
113
114			`Dumping design to file P6809_P6809.dir/5_1.ncd.`
115
116
117			`-----------------------------------------------------------------`
118			`INFO - par: ASE feature is off due to non timing-driven settings.`
119			`-----------------------------------------------------------------`
120
121
122			`Starting router resource preassignment`
123
124			`Completed router resource preassignment. Real time: 9 secs`
125
126			`Start NBR router at 07:47:09 07/06/14`
127
128			`*****************************************************************`
129			`Info: NBR allows conflicts(one node used by more than one signal)`
130			`in the earlier iterations. In each iteration, it tries to`
131			`solve the conflicts while keeping the critical connections`
132			`routed as short as possible. The routing process is said to`
133			`be completed when no conflicts exist and all connections`
134			`are routed.`
135			`Note: NBR uses a different method to calculate timing slacks. The`
136			`worst slack and total negative slack may not be the same as`
137			`that in TRCE report. You should always run TRCE to verify`
138			`your design. Thanks.`
139			`*****************************************************************`
140
141			`Start NBR special constraint process at 07:47:09 07/06/14`
142
143			`Start NBR section for initial routing`
144			`Level 4, iteration 1`
145			`290(0.08%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 11 secs`
146
147			`Info: Initial congestion level at 75% usage is 0`
148			`Info: Initial congestion area at 75% usage is 5 (0.50%)`
149
150			`Start NBR section for normal routing`
151			`Level 4, iteration 1`
152			`125(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 11 secs`
153			`Level 4, iteration 2`
154			`46(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 11 secs`
155			`Level 4, iteration 3`
156			`17(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs`
157			`Level 4, iteration 4`
158			`11(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs`
159			`Level 4, iteration 5`
160			`8(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs`
161			`Level 4, iteration 6`
162			`4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs`
163			`Level 4, iteration 7`
164			`2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs`
165			`Level 4, iteration 8`
166			`2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs`
167			`Level 4, iteration 9`
168			`1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs`
169			`Level 4, iteration 10`
170			`2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs`
171			`Level 4, iteration 11`
172			`0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs`
173
174			`Start NBR section for re-routing`
175			`Level 4, iteration 1`
176			`0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs`
177
178			`Start NBR section for post-routing`
179
180			`End NBR router with 0 unrouted connection`
181
182			`NBR Summary`
183			`-----------`
184			`Number of unrouted connections : 0 (0.00%)`
185			`Number of connections with timing violations : 0 (0.00%)`
186			`Estimated worst slack :`
187			`Timing score : 0`
188			`-----------`
189			`Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.`
190
191
192			`Total CPU time 12 secs`
193			`Total REAL time: 12 secs`
194			`Completely routed.`
195			`End of route. 9723 routed (100.00%); 0 unrouted.`
196			`Checking DRC ...`
197			`No errors found.`
198
199			`Hold time timing score: 0, hold timing errors: 0`
200
201			`Timing score: 0`
202
203			`Dumping design to file P6809_P6809.dir/5_1.ncd.`
204
205
206			`All signals are completely routed.`
207
208			`PAR_SUMMARY::Number of errors = 0`
209
210			`Total CPU time to completion: 13 secs`
211			`Total REAL time to completion: 14 secs`
212
213			`par done!`
214
215			`Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.`
216			`Copyright (c) 1995 AT&T Corp. All rights reserved.`
217			`Copyright (c) 1995-2001 Lucent Technologies Inc. All rights reserved.`
218			`Copyright (c) 2001 Agere Systems All rights reserved.`
219			`Copyright (c) 2002-2014 Lattice Semiconductor Corporation, All rights reserved.`