| 1 |
9 |
ale500 |
|
| 2 |
|
|
Lattice Place and Route Report for Design "P6809_P6809_map.ncd"
|
| 3 |
|
|
Mon Jan 6 06:54:33 2014
|
| 4 |
|
|
|
| 5 |
|
|
PAR: Place And Route Diamond (64-bit) 2.2.0.101.
|
| 6 |
|
|
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF P6809_P6809_map.ncd P6809_P6809.dir/5_1.ncd P6809_P6809.prf
|
| 7 |
|
|
Preference file: P6809_P6809.prf.
|
| 8 |
|
|
Placement level-cost: 5-1.
|
| 9 |
|
|
Routing Iterations: 6
|
| 10 |
|
|
|
| 11 |
|
|
Loading design for application par from file P6809_P6809_map.ncd.
|
| 12 |
|
|
Design name: CC3_top
|
| 13 |
|
|
NCD version: 3.2
|
| 14 |
|
|
Vendor: LATTICE
|
| 15 |
|
|
Device: LCMXO2-7000HE
|
| 16 |
|
|
Package: TQFP144
|
| 17 |
|
|
Performance: 4
|
| 18 |
|
|
Loading device for application par from file 'xo2c7000.nph' in environment: /usr/local/diamond/2.2_x64/ispfpga.
|
| 19 |
|
|
Package Status: Final Version 1.36
|
| 20 |
|
|
Performance Hardware Data Status: Final) Version 23.4
|
| 21 |
|
|
License checked out.
|
| 22 |
|
|
|
| 23 |
|
|
|
| 24 |
|
|
Ignore Preference Error(s): True
|
| 25 |
|
|
Device utilization summary:
|
| 26 |
|
|
|
| 27 |
|
|
PIO (prelim) 49+4(JTAG)/336 14% used
|
| 28 |
|
|
49+4(JTAG)/115 42% bonded
|
| 29 |
|
|
IOLOGIC 10/336 2% used
|
| 30 |
|
|
|
| 31 |
|
|
SLICE 1218/3432 35% used
|
| 32 |
|
|
|
| 33 |
|
|
GSR 1/1 100% used
|
| 34 |
|
|
EBR 10/26 38% used
|
| 35 |
|
|
|
| 36 |
|
|
|
| 37 |
|
|
INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific datasheet for additional details.
|
| 38 |
|
|
INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
|
| 39 |
|
|
Number of Signals: 2816
|
| 40 |
|
|
Number of Connections: 9541
|
| 41 |
|
|
|
| 42 |
|
|
Pin Constraint Summary:
|
| 43 |
|
|
49 out of 49 pins locked (100% locked).
|
| 44 |
|
|
|
| 45 |
|
|
The following 1 signal is selected to use the primary clock routing resources:
|
| 46 |
|
|
cpu_clkgen (driver: clk40_i, clk load #: 290)
|
| 47 |
|
|
|
| 48 |
|
|
|
| 49 |
|
|
The following 4 signals are selected to use the secondary clock routing resources:
|
| 50 |
|
|
cpu_clk (driver: SLICE_383, clk load #: 0, sr load #: 0, ce load #: 80)
|
| 51 |
|
|
cpu0/k_ealo_cnv_0[0] (driver: cpu0/SLICE_689, clk load #: 0, sr load #: 0, ce load #: 16)
|
| 52 |
|
|
cpu0/regs/PC_1_sqmuxa_2_RNIDL992 (driver: SLICE_383, clk load #: 0, sr load #: 0, ce load #: 16)
|
| 53 |
|
|
cpu0/un1_k_opcode_3_3_RNIC8F8I (driver: cpu0/regs/SLICE_634, clk load #: 0, sr load #: 0, ce load #: 14)
|
| 54 |
|
|
|
| 55 |
|
|
Signal reset_o_c is selected as Global Set/Reset.
|
| 56 |
|
|
Starting Placer Phase 0.
|
| 57 |
|
|
............
|
| 58 |
|
|
Finished Placer Phase 0. REAL time: 4 secs
|
| 59 |
|
|
|
| 60 |
|
|
Starting Placer Phase 1.
|
| 61 |
|
|
......................
|
| 62 |
|
|
Placer score = 892427.
|
| 63 |
|
|
Finished Placer Phase 1. REAL time: 12 secs
|
| 64 |
|
|
|
| 65 |
|
|
Starting Placer Phase 2.
|
| 66 |
|
|
.
|
| 67 |
|
|
Placer score = 881873
|
| 68 |
|
|
Finished Placer Phase 2. REAL time: 13 secs
|
| 69 |
|
|
|
| 70 |
|
|
|
| 71 |
|
|
------------------ Clock Report ------------------
|
| 72 |
|
|
|
| 73 |
|
|
Global Clock Resources:
|
| 74 |
|
|
CLK_PIN : 1 out of 8 (12%)
|
| 75 |
|
|
PLL : 0 out of 2 (0%)
|
| 76 |
|
|
DCM : 0 out of 2 (0%)
|
| 77 |
|
|
DCC : 0 out of 8 (0%)
|
| 78 |
|
|
|
| 79 |
|
|
Quadrants All (TL, TR, BL, BR) - Global Clocks:
|
| 80 |
|
|
PRIMARY "cpu_clkgen" from comp "clk40_i" on CLK_PIN site "27 (PL22A)", clk load = 290
|
| 81 |
|
|
SECONDARY "cpu_clk" from Q0 on comp "SLICE_383" on site "R2C25B", clk load = 0, ce load = 80, sr load = 0
|
| 82 |
|
|
SECONDARY "cpu0/k_ealo_cnv_0[0]" from F1 on comp "cpu0/SLICE_689" on site "R15C40A", clk load = 0, ce load = 16, sr load = 0
|
| 83 |
|
|
SECONDARY "cpu0/regs/PC_1_sqmuxa_2_RNIDL992" from F1 on comp "SLICE_383" on site "R2C25B", clk load = 0, ce load = 16, sr load = 0
|
| 84 |
|
|
SECONDARY "cpu0/un1_k_opcode_3_3_RNIC8F8I" from F0 on comp "cpu0/regs/SLICE_634" on site "R25C35C", clk load = 0, ce load = 14, sr load = 0
|
| 85 |
|
|
|
| 86 |
|
|
PRIMARY : 1 out of 8 (12%)
|
| 87 |
|
|
SECONDARY: 4 out of 8 (50%)
|
| 88 |
|
|
|
| 89 |
|
|
Edge Clocks:
|
| 90 |
|
|
No edge clock selected.
|
| 91 |
|
|
|
| 92 |
|
|
--------------- End of Clock Report ---------------
|
| 93 |
|
|
|
| 94 |
|
|
|
| 95 |
|
|
I/O Usage Summary (final):
|
| 96 |
|
|
49 out of 336 (14.6%) PIO sites used.
|
| 97 |
|
|
49 out of 115 (42.6%) bonded PIO sites used.
|
| 98 |
|
|
Number of PIO comps: 49; differential: 0
|
| 99 |
|
|
Number of Vref pins used: 0
|
| 100 |
|
|
|
| 101 |
|
|
I/O Bank Usage Summary:
|
| 102 |
|
|
+----------+----------------+------------+-----------+
|
| 103 |
|
|
| I/O Bank | Usage | Bank Vccio | Bank Vref |
|
| 104 |
|
|
+----------+----------------+------------+-----------+
|
| 105 |
|
|
| 0 | 12 / 28 ( 42%) | 2.5V | - |
|
| 106 |
|
|
| 1 | 13 / 29 ( 44%) | 2.5V | - |
|
| 107 |
|
|
| 2 | 23 / 29 ( 79%) | 2.5V | - |
|
| 108 |
|
|
| 3 | 1 / 9 ( 11%) | 2.5V | - |
|
| 109 |
|
|
| 4 | 0 / 10 ( 0%) | - | - |
|
| 110 |
|
|
| 5 | 0 / 10 ( 0%) | - | - |
|
| 111 |
|
|
+----------+----------------+------------+-----------+
|
| 112 |
|
|
|
| 113 |
|
|
Total placer CPU time: 13 secs
|
| 114 |
|
|
|
| 115 |
|
|
Dumping design to file P6809_P6809.dir/5_1.ncd.
|
| 116 |
|
|
|
| 117 |
|
|
|
| 118 |
|
|
Starting router resource preassignment
|
| 119 |
|
|
|
| 120 |
|
|
Completed router resource preassignment. Real time: 16 secs
|
| 121 |
|
|
|
| 122 |
|
|
Start NBR router at Mon Jan 06 06:54:49 CET 2014
|
| 123 |
|
|
|
| 124 |
|
|
*****************************************************************
|
| 125 |
|
|
Info: NBR allows conflicts(one node used by more than one signal)
|
| 126 |
|
|
in the earlier iterations. In each iteration, it tries to
|
| 127 |
|
|
solve the conflicts while keeping the critical connections
|
| 128 |
|
|
routed as short as possible. The routing process is said to
|
| 129 |
|
|
be completed when no conflicts exist and all connections
|
| 130 |
|
|
are routed.
|
| 131 |
|
|
Note: NBR uses a different method to calculate timing slacks. The
|
| 132 |
|
|
worst slack and total negative slack may not be the same as
|
| 133 |
|
|
that in TRCE report. You should always run TRCE to verify
|
| 134 |
|
|
your design. Thanks.
|
| 135 |
|
|
*****************************************************************
|
| 136 |
|
|
|
| 137 |
|
|
Start NBR special constraint process at Mon Jan 06 06:54:49 CET 2014
|
| 138 |
|
|
|
| 139 |
|
|
Start NBR section for initial routing
|
| 140 |
|
|
Level 1, iteration 1
|
| 141 |
|
|
91(0.02%) conflicts; 8164(85.57%) untouched conns; 0 (nbr) score;
|
| 142 |
|
|
Estimated worst slack/total negative slack: 0.240ns/0.000ns; real time: 18 secs
|
| 143 |
|
|
Level 2, iteration 1
|
| 144 |
|
|
14(0.00%) conflicts; 8033(84.19%) untouched conns; 0 (nbr) score;
|
| 145 |
|
|
Estimated worst slack/total negative slack: 0.378ns/0.000ns; real time: 18 secs
|
| 146 |
|
|
Level 3, iteration 1
|
| 147 |
|
|
53(0.01%) conflicts; 6834(71.63%) untouched conns; 0 (nbr) score;
|
| 148 |
|
|
Estimated worst slack/total negative slack: 1.074ns/0.000ns; real time: 19 secs
|
| 149 |
|
|
Level 4, iteration 1
|
| 150 |
|
|
396(0.10%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score;
|
| 151 |
|
|
Estimated worst slack/total negative slack: 1.051ns/0.000ns; real time: 21 secs
|
| 152 |
|
|
|
| 153 |
|
|
Info: Initial congestion level at 75% usage is 0
|
| 154 |
|
|
Info: Initial congestion area at 75% usage is 5 (0.50%)
|
| 155 |
|
|
|
| 156 |
|
|
Start NBR section for normal routing
|
| 157 |
|
|
Level 1, iteration 1
|
| 158 |
|
|
13(0.00%) conflicts; 564(5.91%) untouched conns; 0 (nbr) score;
|
| 159 |
|
|
Estimated worst slack/total negative slack: 1.051ns/0.000ns; real time: 21 secs
|
| 160 |
|
|
Level 2, iteration 1
|
| 161 |
|
|
10(0.00%) conflicts; 565(5.92%) untouched conns; 0 (nbr) score;
|
| 162 |
|
|
Estimated worst slack/total negative slack: 1.051ns/0.000ns; real time: 21 secs
|
| 163 |
|
|
Level 3, iteration 1
|
| 164 |
|
|
17(0.00%) conflicts; 541(5.67%) untouched conns; 0 (nbr) score;
|
| 165 |
|
|
Estimated worst slack/total negative slack: 1.051ns/0.000ns; real time: 21 secs
|
| 166 |
|
|
Level 4, iteration 1
|
| 167 |
|
|
192(0.05%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score;
|
| 168 |
|
|
Estimated worst slack/total negative slack: 1.054ns/0.000ns; real time: 22 secs
|
| 169 |
|
|
Level 4, iteration 2
|
| 170 |
|
|
92(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score;
|
| 171 |
|
|
Estimated worst slack/total negative slack: 1.054ns/0.000ns; real time: 22 secs
|
| 172 |
|
|
Level 4, iteration 3
|
| 173 |
|
|
36(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score;
|
| 174 |
|
|
Estimated worst slack/total negative slack: 1.054ns/0.000ns; real time: 22 secs
|
| 175 |
|
|
Level 4, iteration 4
|
| 176 |
|
|
11(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score;
|
| 177 |
|
|
Estimated worst slack/total negative slack: 1.054ns/0.000ns; real time: 22 secs
|
| 178 |
|
|
Level 4, iteration 5
|
| 179 |
|
|
7(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score;
|
| 180 |
|
|
Estimated worst slack/total negative slack: 1.054ns/0.000ns; real time: 23 secs
|
| 181 |
|
|
Level 4, iteration 6
|
| 182 |
|
|
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score;
|
| 183 |
|
|
Estimated worst slack/total negative slack: 1.054ns/0.000ns; real time: 23 secs
|
| 184 |
|
|
Level 4, iteration 7
|
| 185 |
|
|
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score;
|
| 186 |
|
|
Estimated worst slack/total negative slack: 1.054ns/0.000ns; real time: 23 secs
|
| 187 |
|
|
Level 4, iteration 8
|
| 188 |
|
|
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score;
|
| 189 |
|
|
Estimated worst slack/total negative slack: 1.054ns/0.000ns; real time: 23 secs
|
| 190 |
|
|
Level 4, iteration 9
|
| 191 |
|
|
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score;
|
| 192 |
|
|
Estimated worst slack/total negative slack: 1.054ns/0.000ns; real time: 23 secs
|
| 193 |
|
|
|
| 194 |
|
|
Start NBR section for re-routing
|
| 195 |
|
|
Level 4, iteration 1
|
| 196 |
|
|
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score;
|
| 197 |
|
|
Estimated worst slack/total negative slack: 1.054ns/0.000ns; real time: 23 secs
|
| 198 |
|
|
|
| 199 |
|
|
Start NBR section for post-routing
|
| 200 |
|
|
|
| 201 |
|
|
End NBR router with 0 unrouted connection
|
| 202 |
|
|
|
| 203 |
|
|
NBR Summary
|
| 204 |
|
|
-----------
|
| 205 |
|
|
Number of unrouted connections : 0 (0.00%)
|
| 206 |
|
|
Number of connections with timing violations : 0 (0.00%)
|
| 207 |
|
|
Estimated worst slack : 1.054ns
|
| 208 |
|
|
Timing score : 0
|
| 209 |
|
|
-----------
|
| 210 |
|
|
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.
|
| 211 |
|
|
|
| 212 |
|
|
|
| 213 |
|
|
|
| 214 |
|
|
Hold time optimization iteration 0:
|
| 215 |
|
|
All hold time violations have been successfully corrected in speed grade M
|
| 216 |
|
|
|
| 217 |
|
|
Total CPU time 26 secs
|
| 218 |
|
|
Total REAL time: 27 secs
|
| 219 |
|
|
Completely routed.
|
| 220 |
|
|
End of route. 9541 routed (100.00%); 0 unrouted.
|
| 221 |
|
|
Checking DRC ...
|
| 222 |
|
|
No errors found.
|
| 223 |
|
|
|
| 224 |
|
|
Hold time timing score: 0, hold timing errors: 0
|
| 225 |
|
|
|
| 226 |
|
|
Timing score: 0
|
| 227 |
|
|
|
| 228 |
|
|
Dumping design to file P6809_P6809.dir/5_1.ncd.
|
| 229 |
|
|
|
| 230 |
|
|
|
| 231 |
|
|
All signals are completely routed.
|
| 232 |
|
|
|
| 233 |
|
|
|
| 234 |
|
|
PAR_SUMMARY::Run status = completed
|
| 235 |
|
|
PAR_SUMMARY::Number of unrouted conns = 0
|
| 236 |
|
|
PAR_SUMMARY::Worst slack> = 1.054
|
| 237 |
|
|
PAR_SUMMARY::Timing score> = 0.000
|
| 238 |
|
|
PAR_SUMMARY::Worst slack> = 0.180
|
| 239 |
|
|
PAR_SUMMARY::Timing score> = 0.000
|
| 240 |
|
|
|
| 241 |
|
|
Total CPU time to completion: 27 secs
|
| 242 |
|
|
Total REAL time to completion: 27 secs
|
| 243 |
|
|
|
| 244 |
|
|
par done!
|
| 245 |
|
|
|
| 246 |
|
|
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
|
| 247 |
|
|
Copyright (c) 1995 AT&T Corp. All rights reserved.
|
| 248 |
|
|
Copyright (c) 1995-2001 Lucent Technologies Inc. All rights reserved.
|
| 249 |
|
|
Copyright (c) 2001 Agere Systems All rights reserved.
|
| 250 |
|
|
Copyright (c) 2002-2013 Lattice Semiconductor Corporation, All rights reserved.
|
