1 |
9 |
ale500 |
#-- Lattice Semiconductor Corporation Ltd.
|
2 |
|
|
#-- Synplify OEM project file
|
3 |
|
|
|
4 |
|
|
#device options
|
5 |
|
|
set_option -technology MACHXO2
|
6 |
|
|
set_option -part LCMXO2_7000HE
|
7 |
|
|
set_option -package TG144C
|
8 |
|
|
set_option -speed_grade -4
|
9 |
|
|
|
10 |
|
|
#compilation/mapping options
|
11 |
|
|
set_option -symbolic_fsm_compiler true
|
12 |
|
|
set_option -resource_sharing true
|
13 |
|
|
|
14 |
|
|
#use verilog 2001 standard option
|
15 |
|
|
set_option -vlog_std v2001
|
16 |
|
|
|
17 |
|
|
#map options
|
18 |
|
|
set_option -frequency auto
|
19 |
|
|
set_option -maxfan 1000
|
20 |
|
|
set_option -auto_constrain_io 0
|
21 |
|
|
set_option -disable_io_insertion false
|
22 |
|
|
set_option -retiming false; set_option -pipe true
|
23 |
|
|
set_option -force_gsr false
|
24 |
|
|
set_option -compiler_compatible 0
|
25 |
|
|
set_option -dup false
|
26 |
|
|
set_option -frequency 1
|
27 |
|
|
set_option -default_enum_encoding default
|
28 |
|
|
|
29 |
|
|
#simulation options
|
30 |
|
|
|
31 |
|
|
|
32 |
|
|
#timing analysis options
|
33 |
|
|
|
34 |
|
|
|
35 |
|
|
|
36 |
|
|
#automatic place and route (vendor) options
|
37 |
|
|
set_option -write_apr_constraint 1
|
38 |
|
|
|
39 |
|
|
#synplifyPro options
|
40 |
|
|
set_option -fix_gated_and_generated_clocks 1
|
41 |
|
|
set_option -update_models_cp 0
|
42 |
|
|
set_option -resolve_multiple_driver 0
|
43 |
|
|
|
44 |
|
|
|
45 |
|
|
#-- add_file options
|
46 |
|
|
set_option -include_path {/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/syn/lattice}
|
47 |
|
|
add_file -verilog {/usr/local/diamond/2.2_x64/cae_library/synthesis/verilog/machxo2.v}
|
48 |
|
|
add_file -verilog {/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/syn/lattice/CC3_top.v}
|
49 |
|
|
add_file -verilog {/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/rtl/verilog/alu16.v}
|
50 |
|
|
add_file -verilog {/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/rtl/verilog/decoders.v}
|
51 |
|
|
add_file -verilog {/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/rtl/verilog/defs.v}
|
52 |
|
|
add_file -verilog {/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/rtl/verilog/MC6809_cpu.v}
|
53 |
|
|
add_file -verilog {/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/rtl/verilog/regblock.v}
|
54 |
|
|
add_file -verilog {/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/syn/lattice/bios2k.v}
|
55 |
|
|
add_file -verilog {/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/syn/lattice/vgatext.v}
|
56 |
|
|
add_file -verilog {/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/syn/lattice/fontrom.v}
|
57 |
|
|
add_file -verilog {/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/syn/lattice/textmem4k.v}
|
58 |
|
|
|
59 |
|
|
#-- top module name
|
60 |
|
|
set_option -top_module CC3_top
|
61 |
|
|
|
62 |
|
|
#-- set result format/file last
|
63 |
|
|
project -result_file {/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/syn/lattice/P6809/P6809_P6809.edi}
|
64 |
|
|
|
65 |
|
|
#-- error message log file
|
66 |
|
|
project -log_file {P6809_P6809.srf}
|
67 |
|
|
|
68 |
|
|
#-- set any command lines input by customer
|
69 |
|
|
|
70 |
|
|
|
71 |
|
|
#-- run Synplify with 'arrange HDL file'
|
72 |
|
|
project -run
|