| 1 |
12 |
ale500 |
#-- Lattice Semiconductor Corporation Ltd.
|
| 2 |
|
|
#-- Synplify OEM project file C:/02_Elektronik/020_V6809/trunk/syn/lattice/P6809/launch_synplify.tcl
|
| 3 |
|
|
#-- Written on Wed Jul 2 14:52:13 2014
|
| 4 |
|
|
|
| 5 |
|
|
project -close
|
| 6 |
|
|
set filename "C:/02_Elektronik/020_V6809/trunk/syn/lattice/P6809/P6809_syn.prj"
|
| 7 |
|
|
if ([file exists "$filename"]) {
|
| 8 |
|
|
project -load "$filename"
|
| 9 |
|
|
project_file -remove *
|
| 10 |
|
|
} else {
|
| 11 |
|
|
project -new "$filename"
|
| 12 |
|
|
}
|
| 13 |
|
|
set create_new 0
|
| 14 |
|
|
|
| 15 |
|
|
#device options
|
| 16 |
|
|
set_option -technology MACHXO2
|
| 17 |
|
|
set_option -part LCMXO2_7000HE
|
| 18 |
|
|
set_option -package TG144C
|
| 19 |
|
|
set_option -speed_grade -4
|
| 20 |
|
|
|
| 21 |
|
|
if {$create_new == 1} {
|
| 22 |
|
|
#-- add synthesis options
|
| 23 |
|
|
set_option -symbolic_fsm_compiler true
|
| 24 |
|
|
set_option -resource_sharing true
|
| 25 |
|
|
set_option -vlog_std v2001
|
| 26 |
|
|
set_option -frequency auto
|
| 27 |
|
|
set_option -maxfan 1000
|
| 28 |
|
|
set_option -auto_constrain_io 0
|
| 29 |
|
|
set_option -disable_io_insertion false
|
| 30 |
|
|
set_option -retiming false; set_option -pipe true
|
| 31 |
|
|
set_option -force_gsr false
|
| 32 |
|
|
set_option -compiler_compatible 0
|
| 33 |
|
|
set_option -dup false
|
| 34 |
|
|
set_option -frequency 1
|
| 35 |
|
|
set_option -default_enum_encoding default
|
| 36 |
|
|
|
| 37 |
|
|
|
| 38 |
|
|
|
| 39 |
|
|
set_option -write_apr_constraint 1
|
| 40 |
|
|
set_option -fix_gated_and_generated_clocks 1
|
| 41 |
|
|
set_option -update_models_cp 0
|
| 42 |
|
|
set_option -resolve_multiple_driver 0
|
| 43 |
|
|
|
| 44 |
|
|
|
| 45 |
|
|
}
|
| 46 |
|
|
#-- add_file options
|
| 47 |
|
|
set_option -include_path "C:/02_Elektronik/020_V6809/trunk/syn/lattice"
|
| 48 |
|
|
add_file -verilog "C:/02_Elektronik/020_V6809/trunk/syn/lattice/CC3_top.v"
|
| 49 |
|
|
add_file -verilog "C:/02_Elektronik/020_V6809/trunk/syn/lattice/../../rtl/verilog/alu16.v"
|
| 50 |
|
|
add_file -verilog "C:/02_Elektronik/020_V6809/trunk/syn/lattice/../../rtl/verilog/decoders.v"
|
| 51 |
|
|
add_file -verilog "C:/02_Elektronik/020_V6809/trunk/syn/lattice/../../rtl/verilog/defs.v"
|
| 52 |
|
|
add_file -verilog "C:/02_Elektronik/020_V6809/trunk/syn/lattice/../../rtl/verilog/MC6809_cpu.v"
|
| 53 |
|
|
add_file -verilog "C:/02_Elektronik/020_V6809/trunk/syn/lattice/../../rtl/verilog/regblock.v"
|
| 54 |
|
|
add_file -verilog "C:/02_Elektronik/020_V6809/trunk/syn/lattice/bios2k.v"
|
| 55 |
|
|
add_file -verilog "C:/02_Elektronik/020_V6809/trunk/syn/lattice/vgatext.v"
|
| 56 |
|
|
add_file -verilog "C:/02_Elektronik/020_V6809/trunk/syn/lattice/fontrom.v"
|
| 57 |
|
|
add_file -verilog "C:/02_Elektronik/020_V6809/trunk/syn/lattice/textmem4k.v"
|
| 58 |
|
|
#-- top module name
|
| 59 |
|
|
set_option -top_module CC3_top
|
| 60 |
|
|
project -result_file {C:/02_Elektronik/020_V6809/trunk/syn/lattice/P6809/P6809.edi}
|
| 61 |
|
|
project -save "$filename"
|
