| 1 |
4 |
ale500 |
#-- Synopsys, Inc.
|
| 2 |
|
|
#-- Version G-2012.09L-SP1
|
| 3 |
|
|
#-- Project file /home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/syn/lattice/P6809/scratchproject.prs
|
| 4 |
|
|
|
| 5 |
|
|
#project files
|
| 6 |
|
|
add_file -verilog "/usr/local/diamond/2.2_x64/cae_library/synthesis/verilog/machxo2.v"
|
| 7 |
|
|
add_file -verilog "/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/syn/lattice/CC3_top.v"
|
| 8 |
|
|
add_file -verilog "/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/rtl/verilog/alu16.v"
|
| 9 |
|
|
add_file -verilog "/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/rtl/verilog/decoders.v"
|
| 10 |
|
|
add_file -verilog "/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/rtl/verilog/defs.v"
|
| 11 |
|
|
add_file -verilog "/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/rtl/verilog/MC6809_cpu.v"
|
| 12 |
|
|
add_file -verilog "/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/rtl/verilog/regblock.v"
|
| 13 |
|
|
add_file -verilog "/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/syn/lattice/bios2k.v"
|
| 14 |
|
|
|
| 15 |
|
|
|
| 16 |
|
|
#implementation: "P6809"
|
| 17 |
|
|
impl -add /home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/syn/lattice/P6809 -type fpga
|
| 18 |
|
|
|
| 19 |
|
|
#
|
| 20 |
|
|
#implementation attributes
|
| 21 |
|
|
|
| 22 |
|
|
set_option -vlog_std v2001
|
| 23 |
|
|
set_option -project_relative_includes 1
|
| 24 |
|
|
set_option -include_path {/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/syn/lattice/P6809/}
|
| 25 |
|
|
set_option -include_path {/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/syn/lattice}
|
| 26 |
|
|
|
| 27 |
|
|
#device options
|
| 28 |
|
|
set_option -technology MACHXO2
|
| 29 |
|
|
set_option -part LCMXO2_7000HE
|
| 30 |
|
|
set_option -package TG144C
|
| 31 |
|
|
set_option -speed_grade -4
|
| 32 |
|
|
set_option -part_companion ""
|
| 33 |
|
|
|
| 34 |
|
|
#compilation/mapping options
|
| 35 |
|
|
set_option -top_module "CC3_top"
|
| 36 |
|
|
|
| 37 |
|
|
# mapper_options
|
| 38 |
|
|
set_option -frequency 1
|
| 39 |
|
|
set_option -write_verilog 0
|
| 40 |
|
|
set_option -write_vhdl 0
|
| 41 |
|
|
set_option -srs_instrumentation 1
|
| 42 |
|
|
|
| 43 |
|
|
# Lattice XP
|
| 44 |
|
|
set_option -maxfan 1000
|
| 45 |
|
|
set_option -disable_io_insertion 0
|
| 46 |
|
|
set_option -retiming 0
|
| 47 |
|
|
set_option -pipe 1
|
| 48 |
|
|
set_option -forcegsr false
|
| 49 |
|
|
set_option -fix_gated_and_generated_clocks 1
|
| 50 |
|
|
set_option -RWCheckOnRam 1
|
| 51 |
|
|
set_option -update_models_cp 0
|
| 52 |
|
|
set_option -syn_edif_array_rename 1
|
| 53 |
|
|
|
| 54 |
|
|
# sequential_optimization_options
|
| 55 |
|
|
set_option -symbolic_fsm_compiler 1
|
| 56 |
|
|
|
| 57 |
|
|
# Compiler Options
|
| 58 |
|
|
set_option -compiler_compatible 0
|
| 59 |
|
|
set_option -resource_sharing 1
|
| 60 |
|
|
set_option -multi_file_compilation_unit 1
|
| 61 |
|
|
|
| 62 |
|
|
#automatic place and route (vendor) options
|
| 63 |
|
|
set_option -write_apr_constraint 1
|
| 64 |
|
|
|
| 65 |
|
|
#set result format/file last
|
| 66 |
|
|
project -result_file "/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/syn/lattice/P6809/P6809_P6809.edi"
|
| 67 |
|
|
|
| 68 |
|
|
#set log file
|
| 69 |
|
|
set_option log_file "/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/syn/lattice/P6809/P6809_P6809.srf"
|
| 70 |
|
|
impl -active "P6809"
|
