OpenCores
URL https://opencores.org/ocsvn/6809_6309_compatible_core/6809_6309_compatible_core/trunk

Subversion Repositories 6809_6309_compatible_core

[/] [6809_6309_compatible_core/] [trunk/] [syn/] [lattice/] [textmem4k.lpc] - Blame information for rev 8

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 8 ale500 
[Device]
2 
Family=machxo2
3 
PartType=LCMXO2-7000HE
4 
PartName=LCMXO2-7000HE-4TG144C
5 
SpeedGrade=4
6 
Package=TQFP144
7 
OperatingCondition=COM
8 
Status=S
9 
 
10 
[IP]
11 
VendorName=Lattice Semiconductor Corporation
12 
CoreType=LPM
13 
CoreStatus=Demo
14 
CoreName=RAM_DP_TRUE
15 
CoreRevision=7.2
16 
ModuleName=textmem4k
17 
SourceFormat=Verilog HDL
18 
ParameterFileVersion=1.0
19 
Date=01/03/2014
20 
Time=10:41:37
21 
 
22 
[Parameters]
23 
Verilog=1
24 
VHDL=0
25 
EDIF=1
26 
Destination=Synplicity
27 
Expression=BusA(0 to 7)
28 
Order=Big Endian [MSB:LSB]
29 
IO=0
30 
RAddress=4096
31 
RData=8
32 
WAddress=4096
33 
WData=8
34 
ROutputEn=0
35 
RClockEn=0
36 
WOutputEn=0
37 
WClockEn=0
38 
enByte=0
39 
ByteSize=9
40 
Optimization=Speed
41 
Reset=Sync
42 
Reset1=Sync
43 
Init=mem
44 
MemFile=/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/syn/lattice/textmem2k.mem
45 
MemFormat=orca
46 
EnECC=0
47 
Pipeline=0
48 
WriteA=Normal
49 
WriteB=Normal
50 
init_data=0
51 
 
52 
[FilesGenerated]
53 
/home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/syn/lattice/textmem2k.mem=mem

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.