OpenCores
URL https://opencores.org/ocsvn/6809_6309_compatible_core/6809_6309_compatible_core/trunk

Subversion Repositories 6809_6309_compatible_core

[/] [6809_6309_compatible_core/] [trunk/] [syn/] [lattice/] [textmem4k.srp] - Blame information for rev 8

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 8 ale500
SCUBA, Version Diamond_2.2_Production (99)
2
Fri Jan  3 10:41:37 2014
3
 
4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
5
Copyright (c) 1995 AT&T Corp.   All rights reserved.
6
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
7
Copyright (c) 2001 Agere Systems   All rights reserved.
8
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.
9
 
10
    Issued command   : /usr/local/diamond/2.2_x64/ispfpga/bin/lin64/scuba -w -n textmem4k -lang verilog -synth synplify -bus_exp 7 -bb -arch xo2c00 -type ramdp -device LCMXO2-7000HE -aaddr_width 12 -widtha 8 -baddr_width 12 -widthb 8 -anum_words 4096 -bnum_words 4096 -cascade -1 -memfile /home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/syn/lattice/textmem2k.mem -memformat orca -writemodeA NORMAL -writemodeB NORMAL -e
11
    Circuit name     : textmem4k
12
    Module type      : RAM_DP_TRUE
13
    Module Version   : 7.2
14
    Ports            :
15
        Inputs       : DataInA[7:0], DataInB[7:0], AddressA[11:0], AddressB[11:0], ClockA, ClockB, ClockEnA, ClockEnB, WrA, WrB, ResetA, ResetB
16
        Outputs      : QA[7:0], QB[7:0]
17
    I/O buffer       : not inserted
18
    Memory file      : /home/pacito/02_Elektronik/020_V6809/6809/opencores/trunk/syn/lattice/textmem2k.mem
19
    EDIF output      : suppressed
20
    Verilog output   : textmem4k.v
21
    Verilog template : textmem4k_tmpl.v
22
    Verilog testbench: tb_textmem4k_tmpl.v
23
    Verilog purpose  : for synthesis and simulation
24
    Bus notation     : big endian
25
    Report output    : textmem4k.srp
26
    Element Usage    :
27
          DP8KC : 4
28
    Estimated Resource Usage:
29
            EBR : 4

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.