OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel0/] [asm/] [hex/] [serial_test.hex] - Blame information for rev 186

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 simont
8C
2
FD
3
75
4
8A
5
FC
6
75
7
88
8
55
9
75
10
99
11
98
12
C2
13
B4
14
C2
15
B3
16
D2
17
B4
18
D2
19
B3
20
75
21
7F
22
03
23
74
24
10
25
11
26
66
27
C2
28
8E
29
C2
30
8C
31
74
32
19
33
11
34
75
35
75
36
7F
37
04
38
74
39
2D
40
11
41
7A
42
75
43
F0
44
00
45
75
46
A8
47
9F
48
75
49
7F
50
05
51
74
52
10
53
11
54
66
55
C2
56
8E
57
C2
58
8C
59
74
60
06
61
11
62
75
63
75
64
7F
65
06
66
74
67
05
68
11
69
7A
70
75
71
F0
72
00
73
75
74
88
75
AF
76
D2
77
98
78
75
79
7F
80
07
81
74
82
05
83
11
84
66
85
74
86
1F
87
11
88
75
89
75
90
7F
91
08
92
74
93
05
94
11
95
7A
96
75
97
80
98
01
99
75
100
F0
101
00
102
75
103
A8
104
8F
105
75
106
B8
107
03
108
75
109
14
110
0C
111
75
112
88
113
AF
114
75
115
7F
116
09
117
74
118
05
119
11
120
66
121
74
122
0F
123
11
124
75
125
75
126
7F
127
0A
128
74
129
05
130
11
131
7A
132
75
133
F0
134
00
135
75
136
B8
137
0C
138
75
139
14
140
03
141
75
142
88
143
AF
144
75
145
7F
146
0B
147
74
148
05
149
11
150
66
151
74
152
0F
153
11
154
75
155
75
156
7F
157
0C
158
74
159
05
160
11
161
7A
162
75
163
80
164
02
165
 
166
///
167
/// created by oc8051 rom maker
168
/// author: Simon Teran (simont@opencores.org)
169
///
170
/// source file: D:\tmp\asm\TEMP\interrupt_test.hex
171
/// date: 16.7.02
172
 
173
///
174
 
175
module oc8051_rom (rst, clk, addr, ea_int, data1, data2, data3);
176
 
177
parameter INT_ROM_WID= 9;
178
179
input rst, clk;
180
input [15:0] addr;
181
output ea_int;
182
output [7:0] data1, data2, data3;
183
reg [7:0] data1, data2, data3;
184
 
185
integer i;
186
 
187
wire ea;
188
189
 
190
assign ea_int = ! ea;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.