OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_1/] [bench/] [in/] [interrupt_test2.in] - Blame information for rev 185

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 96 simont
///
2
/// created by oc8051 rom maker
3
/// author: Simon Teran (simont@opencores.org)
4
///
5
/// source file: \\Odin\projects\oc8051\simont\oc8051\asm\interrupt_test2.hex
6
/// date: 12/10/2002
7
/// time: 6:11:18 PM
8
///
9
01
10
71
11
00
12
01
13
34
14
00
15
00
16
00
17
00
18
00
19
00
20
01
21
3F
22
00
23
00
24
00
25
00
26
00
27
00
28
01
29
4A
30
00
31
00
32
00
33
00
34
00
35
00
36
01
37
55
38
00
39
00
40
00
41
00
42
00
43
00
44
32
45
00
46
00
47
00
48
00
49
00
50
00
51
00
52
01
53
5E
54
00
55
00
56
00
57
00
58
00
59
00
60
32
61
D2
62
8B
63
00
64
00
65
30
66
00
67
FB
68
75
69
80
70
00
71
32
72
C2
73
8C
74
00
75
00
76
30
77
01
78
FB
79
75
80
80
81
01
82
32
83
00
84
00
85
30
86
02
87
FB
88
D2
89
00
90
75
91
80
92
02
93
32
94
75
95
20
96
0F
97
C2
98
8E
99
75
100
80
101
03
102
32
103
C2
104
CF
105
C2
106
CA
107
00
108
00
109
30
110
03
111
FB
112
75
113
80
114
04
115
32
116
00
117
00
118
14
119
70
120
FB
121
22
122
E4
123
F5
124
D0
125
F5
126
F0
127
75
128
B8
129
0A
130
75
131
B7
132
2C
133
75
134
A8
135
AF
136
75
137
8C
138
E0
139
75
140
8A
141
E0
142
75
143
8D
144
40
145
75
146
8B
147
40
148
75
149
89
150
22
151
75
152
88
153
05
154
75
155
CA
156
90
157
75
158
CB
159
FF
160
75
161
CC
162
90
163
75
164
CD
165
FF
166
75
167
20
168
00
169
D2
170
02
171
D2
172
89
173
74
174
08
175
11
176
6B
177
75
178
F0
179
01
180
75
181
20
182
00
183
D2
184
8C
185
D2
186
8E
187
D2
188
CA
189
74
190
20
191
11
192
6B
193
75
194
F0
195
02
196
75
197
20
198
00
199
D2
200
8C
201
D2
202
8E
203
D2
204
CA
205
D2
206
89
207
74
208
20
209
11
210
6B
211
75
212
F0
213
03
214
75
215
80
216
11

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.