1 |
46 |
simont |
//////////////////////////////////////////////////////////////////////
|
2 |
|
|
//// ////
|
3 |
|
|
//// 8051 program status word ////
|
4 |
|
|
//// ////
|
5 |
|
|
//// This file is part of the 8051 cores project ////
|
6 |
|
|
//// http://www.opencores.org/cores/8051/ ////
|
7 |
|
|
//// ////
|
8 |
|
|
//// Description ////
|
9 |
|
|
//// program status word ////
|
10 |
|
|
//// ////
|
11 |
|
|
//// To Do: ////
|
12 |
|
|
//// nothing ////
|
13 |
|
|
//// ////
|
14 |
|
|
//// Author(s): ////
|
15 |
|
|
//// - Simon Teran, simont@opencores.org ////
|
16 |
|
|
//// ////
|
17 |
|
|
//////////////////////////////////////////////////////////////////////
|
18 |
|
|
//// ////
|
19 |
|
|
//// Copyright (C) 2000 Authors and OPENCORES.ORG ////
|
20 |
|
|
//// ////
|
21 |
|
|
//// This source file may be used and distributed without ////
|
22 |
|
|
//// restriction provided that this copyright statement is not ////
|
23 |
|
|
//// removed from the file and that any derivative work contains ////
|
24 |
|
|
//// the original copyright notice and the associated disclaimer. ////
|
25 |
|
|
//// ////
|
26 |
|
|
//// This source file is free software; you can redistribute it ////
|
27 |
|
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
28 |
|
|
//// Public License as published by the Free Software Foundation; ////
|
29 |
|
|
//// either version 2.1 of the License, or (at your option) any ////
|
30 |
|
|
//// later version. ////
|
31 |
|
|
//// ////
|
32 |
|
|
//// This source is distributed in the hope that it will be ////
|
33 |
|
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
34 |
|
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
35 |
|
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
36 |
|
|
//// details. ////
|
37 |
|
|
//// ////
|
38 |
|
|
//// You should have received a copy of the GNU Lesser General ////
|
39 |
|
|
//// Public License along with this source; if not, download it ////
|
40 |
|
|
//// from http://www.opencores.org/lgpl.shtml ////
|
41 |
|
|
//// ////
|
42 |
|
|
//////////////////////////////////////////////////////////////////////
|
43 |
|
|
//
|
44 |
|
|
// CVS Revision History
|
45 |
|
|
//
|
46 |
|
|
// $Log: not supported by cvs2svn $
|
47 |
|
|
//
|
48 |
|
|
|
49 |
|
|
|
50 |
|
|
// synopsys translate_off
|
51 |
|
|
`include "oc8051_timescale.v"
|
52 |
|
|
// synopsys translate_on
|
53 |
|
|
|
54 |
|
|
`include "oc8051_defines.v"
|
55 |
|
|
|
56 |
|
|
|
57 |
|
|
module oc8051_psw (clk, rst, wr_addr, rd_addr, data_in, wr, wr_bit, data_out, data_out_r, bit_out, p, cy_in, ac_in, ov_in, set);
|
58 |
|
|
//
|
59 |
|
|
// clk (in) clock
|
60 |
|
|
// rst (in) reset
|
61 |
|
|
// addr (in) write address [oc8051_ram_wr_sel.out]
|
62 |
|
|
// data_in (in) data input [oc8051_alu.des1]
|
63 |
|
|
// wr (in) write [oc8051_decoder.wr -r]
|
64 |
|
|
// wr_bit (in) write bit addresable [oc8051_decoder.bit_addr -r]
|
65 |
|
|
// data_out (out) data output [oc8051_ram_sel.psw]
|
66 |
|
|
// data_out_r (out) data output [oc8051_ram_sel.psw]
|
67 |
|
|
// p (in) parity [oc8051_acc.p]
|
68 |
|
|
// cy_in (in) input bit data [oc8051_alu.desCy]
|
69 |
|
|
// ac_in (in) auxiliary carry input [oc8051_alu.desAc]
|
70 |
|
|
// ov_in (in) overflov input [oc8051_alu.desOv]
|
71 |
|
|
// set (in) set psw (write to caryy, carry and overflov or carry, owerflov and ac) [oc8051_decoder.psw_set -r]
|
72 |
|
|
//
|
73 |
|
|
|
74 |
|
|
|
75 |
|
|
input clk, rst, wr, p, cy_in, ac_in, ov_in, wr_bit;
|
76 |
|
|
input [1:0] set;
|
77 |
|
|
input [2:0] rd_addr;
|
78 |
|
|
input [7:0] wr_addr, data_in;
|
79 |
|
|
|
80 |
|
|
output bit_out;
|
81 |
|
|
output [7:0] data_out;
|
82 |
|
|
output [7:0] data_out_r;
|
83 |
|
|
|
84 |
|
|
reg bit_out;
|
85 |
|
|
reg [7:0] data;
|
86 |
|
|
wire wr_psw;
|
87 |
|
|
|
88 |
|
|
assign wr_psw = (wr & (wr_addr==`OC8051_SFR_PSW) && !wr_bit);
|
89 |
|
|
|
90 |
|
|
assign data_out = wr_psw ? {data_in[7:1],p}:{data[7:1], p};
|
91 |
|
|
assign data_out_r = data;
|
92 |
|
|
|
93 |
|
|
//
|
94 |
|
|
//case writing to psw
|
95 |
|
|
always @(posedge clk or posedge rst)
|
96 |
|
|
begin
|
97 |
|
|
if (rst)
|
98 |
|
|
data <= #1 `OC8051_RST_PSW;
|
99 |
|
|
|
100 |
|
|
//
|
101 |
|
|
// write to psw (byte addressable)
|
102 |
|
|
else begin
|
103 |
|
|
if (wr & (wr_bit==1'b0) & (wr_addr==`OC8051_SFR_PSW))
|
104 |
|
|
data[7:1] <= #1 data_in[7:1];
|
105 |
|
|
//
|
106 |
|
|
// write to psw (bit addressable)
|
107 |
|
|
else if (wr & wr_bit & (wr_addr[7:3]==`OC8051_SFR_B_PSW))
|
108 |
|
|
data[wr_addr[2:0]] <= #1 cy_in;
|
109 |
|
|
else begin
|
110 |
|
|
case (set)
|
111 |
|
|
`OC8051_PS_CY: begin
|
112 |
|
|
//
|
113 |
|
|
//write carry
|
114 |
|
|
data[7] <= #1 cy_in;
|
115 |
|
|
end
|
116 |
|
|
`OC8051_PS_OV: begin
|
117 |
|
|
//
|
118 |
|
|
//write carry and overflov
|
119 |
|
|
data[7] <= #1 cy_in;
|
120 |
|
|
data[2] <= #1 ov_in;
|
121 |
|
|
end
|
122 |
|
|
`OC8051_PS_AC:begin
|
123 |
|
|
//
|
124 |
|
|
//write carry, overflov and ac
|
125 |
|
|
data[7] <= #1 cy_in;
|
126 |
|
|
data[6] <= #1 ac_in;
|
127 |
|
|
data[2] <= #1 ov_in;
|
128 |
|
|
|
129 |
|
|
end
|
130 |
|
|
endcase
|
131 |
|
|
end
|
132 |
|
|
data[0] <= #1 p;
|
133 |
|
|
end
|
134 |
|
|
end
|
135 |
|
|
|
136 |
|
|
always @(posedge clk or posedge rst)
|
137 |
|
|
begin
|
138 |
|
|
if (rst) bit_out <= #1 1'b0;
|
139 |
|
|
else if ((rd_addr==wr_addr[2:0]) & wr & wr_bit) begin
|
140 |
|
|
bit_out <= #1 cy_in;
|
141 |
|
|
end else if ((wr_addr==`OC8051_SFR_PSW) & wr & !wr_bit) begin
|
142 |
|
|
bit_out <= #1 data_in[rd_addr];
|
143 |
|
|
end else bit_out <= #1 data_out[rd_addr];
|
144 |
|
|
end
|
145 |
|
|
|
146 |
|
|
endmodule
|