URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_1/] [sim/] [rtl_sim/] [out/] [timer.out] - Blame information for rev 185

Go to most recent revision | Details | Compare with Previous | View Log


Loading snapshot worklib.oc8051_tb:v .................... Done
ncsim> source /shared/tools/ncsim/tools/inca/files/ncsimrc
ncsim> run
 
Warning!  some objects excluded from $dumpvars due to -access -R
            File: /home/simont/oc8051/bench/verilog/oc8051_tb.v, line = 154, pos = 16
           Scope: oc8051_tb
            Time: 0 FS + 0
 
time                    1 step           0: pass
time                36056 step           1: pass
time                36156 step           2: pass
time                36246 step           3: pass
 
 Done!
Simulation complete via $finish(1) at time 36246 NS + 2
/home/simont/oc8051/bench/verilog/oc8051_tb.v:148       $finish;
ncsim> exit

Line No.	Rev	Author	Line
1	2	simont	`Loading snapshot worklib.oc8051_tb:v .................... Done`
2			`ncsim> source /shared/tools/ncsim/tools/inca/files/ncsimrc`
3			`ncsim> run`
4
5			`Warning! some objects excluded from $dumpvars due to -access -R`
6			`File: /home/simont/oc8051/bench/verilog/oc8051_tb.v, line = 154, pos = 16`
7			`Scope: oc8051_tb`
8			`Time: 0 FS + 0`
9
10			`time 1 step 0: pass`
11			`time 36056 step 1: pass`
12			`time 36156 step 2: pass`
13			`time 36246 step 3: pass`
14
15			`Done!`
16			`Simulation complete via $finish(1) at time 36246 NS + 2`
17			`/home/simont/oc8051/bench/verilog/oc8051_tb.v:148 $finish;`
18			`ncsim> exit`

Browse

Tools

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_1/] [sim/] [rtl_sim/] [out/] [timer.out] - Blame information for rev 185