URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_1/] [sim/] [rtl_sim/] [out/] [xram_m.out] - Blame information for rev 4

Go to most recent revision | Details | Compare with Previous | View Log


Loading snapshot worklib.oc8051_tb:v .................... Done
ncsim> source /shared/tools/ncsim/tools/inca/files/ncsimrc
ncsim> run
 
Warning!  some objects excluded from $dumpvars due to -access -R
            File: /projects/oc8051/markom/oc8051/bench/verilog/oc8051_tb.v, line = 157, pos = 16
           Scope: oc8051_tb
            Time: 0 FS + 0
 
time                    1 step           0: pass
time              2000022
 faulire: end of time
 
 
Simulation complete via $finish(1) at time 2000022 NS + 0
/projects/oc8051/markom/oc8051/bench/verilog/oc8051_tb.v:113   $finish;
ncsim> exit

Line No.	Rev	Author	Line
1	2	simont	`Loading snapshot worklib.oc8051_tb:v .................... Done`
2			`ncsim> source /shared/tools/ncsim/tools/inca/files/ncsimrc`
3			`ncsim> run`
4
5			`Warning! some objects excluded from $dumpvars due to -access -R`
6	4	markom	`File: /projects/oc8051/markom/oc8051/bench/verilog/oc8051_tb.v, line = 157, pos = 16`
7	2	simont	`Scope: oc8051_tb`
8			`Time: 0 FS + 0`
9
10			`time 1 step 0: pass`
11	4	markom	`time 2000022`
12			`faulire: end of time`
13
14	2	simont
15	4	markom	`Simulation complete via $finish(1) at time 2000022 NS + 0`
16			`/projects/oc8051/markom/oc8051/bench/verilog/oc8051_tb.v:113 $finish;`
17	2	simont	`ncsim> exit`

Browse

Tools

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_1/] [sim/] [rtl_sim/] [out/] [xram_m.out] - Blame information for rev 4