OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_2/] [bench/] [in/] [gcd.in] - Blame information for rev 186

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 96 simont
///
2
/// created by oc8051 rom maker
3
/// author: Simon Teran (simont@opencores.org)
4
///
5
/// source file: D:\verilog\oc8051\test\gcd.hex
6
/// date: 19.6.02
7
/// time: 10:14:58
8
///
9
02
10
00
11
25
12
7F
13
2F
14
7E
15
0B
16
EF
17
6E
18
60
19
15
20
EF
21
D3
22
9E
23
40
24
08
25
C3
26
EF
27
9E
28
FF
29
F5
30
80
31
80
32
EF
33
C3
34
EE
35
9F
36
FE
37
F5
38
90
39
80
40
E7
41
8F
42
A0
43
80
44
FE
45
22
46
78
47
7F
48
E4
49
F6
50
D8
51
FD
52
75
53
81
54
07
55
02
56
00
57
03

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.