OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_2/] [bench/] [in/] [negcnt.in] - Blame information for rev 186

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 96 simont
///
2
/// created by oc8051 rom maker
3
/// author: Simon Teran (simont@opencores.org)
4
///
5
/// source file: D:\verilog\oc8051\test\negcnt.hex
6
/// date: 19.6.02
7
/// time: 10:15:13
8
///
9
02
10
00
11
19
12
7F
13
40
14
7E
15
FC
16
AD
17
07
18
8D
19
80
20
0F
21
BF
22
00
23
01
24
0E
25
BE
26
FC
27
F4
28
BF
29
4A
30
F1
31
80
32
FE
33
22
34
78
35
7F
36
E4
37
F6
38
D8
39
FD
40
75
41
81
42
07
43
02
44
00
45
03

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.