1 |
2 |
simont |
file: ../../../bench/verilog/oc8051_tb.v
|
2 |
|
|
module worklib.oc8051_tb:v
|
3 |
|
|
errors: 0, warnings: 0
|
4 |
|
|
file: ../../../rtl/verilog/oc8051_top.v
|
5 |
|
|
module worklib.oc8051_top:v
|
6 |
|
|
errors: 0, warnings: 0
|
7 |
|
|
file: ../../../rtl/verilog/oc8051_alu_src1_sel.v
|
8 |
|
|
module worklib.oc8051_alu_src1_sel:v
|
9 |
|
|
errors: 0, warnings: 0
|
10 |
|
|
file: ../../../rtl/verilog/oc8051_alu_src2_sel.v
|
11 |
|
|
module worklib.oc8051_alu_src2_sel:v
|
12 |
|
|
errors: 0, warnings: 0
|
13 |
|
|
file: ../../../rtl/verilog/oc8051_alu_src3_sel.v
|
14 |
|
|
module worklib.oc8051_alu_src3_sel:v
|
15 |
|
|
errors: 0, warnings: 0
|
16 |
|
|
file: ../../../rtl/verilog/oc8051_alu.v
|
17 |
|
|
module worklib.oc8051_alu:v
|
18 |
|
|
errors: 0, warnings: 0
|
19 |
|
|
file: ../../../rtl/verilog/oc8051_decoder.v
|
20 |
|
|
module worklib.oc8051_decoder:v
|
21 |
|
|
errors: 0, warnings: 0
|
22 |
|
|
file: ../../../rtl/verilog/oc8051_divide.v
|
23 |
|
|
module worklib.oc8051_divide:v
|
24 |
|
|
errors: 0, warnings: 0
|
25 |
|
|
file: ../../../rtl/verilog/oc8051_immediate_sel.v
|
26 |
|
|
module worklib.oc8051_immediate_sel:v
|
27 |
|
|
errors: 0, warnings: 0
|
28 |
|
|
file: ../../../rtl/verilog/oc8051_multiply.v
|
29 |
|
|
module worklib.oc8051_multiply:v
|
30 |
|
|
errors: 0, warnings: 0
|
31 |
|
|
file: ../../../rtl/verilog/oc8051_op_select.v
|
32 |
|
|
module worklib.oc8051_op_select:v
|
33 |
|
|
errors: 0, warnings: 0
|
34 |
|
|
file: ../../../rtl/verilog/oc8051_pc.v
|
35 |
|
|
module worklib.oc8051_pc:v
|
36 |
|
|
errors: 0, warnings: 0
|
37 |
|
|
file: ../../../rtl/verilog/oc8051_reg8.v
|
38 |
|
|
module worklib.oc8051_reg8:v
|
39 |
|
|
errors: 0, warnings: 0
|
40 |
|
|
file: ../../../rtl/verilog/oc8051_reg2.v
|
41 |
|
|
module worklib.oc8051_reg2:v
|
42 |
|
|
errors: 0, warnings: 0
|
43 |
|
|
file: ../../../rtl/verilog/oc8051_reg1.v
|
44 |
|
|
module worklib.oc8051_reg1:v
|
45 |
|
|
errors: 0, warnings: 0
|
46 |
|
|
file: ../../../rtl/verilog/oc8051_reg4.v
|
47 |
|
|
module worklib.oc8051_reg4:v
|
48 |
|
|
errors: 0, warnings: 0
|
49 |
|
|
file: ../../../rtl/verilog/oc8051_ram_wr_sel.v
|
50 |
|
|
module worklib.oc8051_ram_wr_sel:v
|
51 |
|
|
errors: 0, warnings: 0
|
52 |
|
|
file: ../../../rtl/verilog/oc8051_ram_rd_sel.v
|
53 |
|
|
module worklib.oc8051_ram_rd_sel:v
|
54 |
|
|
errors: 0, warnings: 0
|
55 |
|
|
file: ../../../rtl/verilog/oc8051_ram_top.v
|
56 |
|
|
module worklib.oc8051_ram_top:v
|
57 |
|
|
errors: 0, warnings: 0
|
58 |
|
|
file: ../../../sim/rtl_sim/src/verilog/oc8051_xram.v
|
59 |
|
|
module worklib.oc8051_xram:v
|
60 |
|
|
errors: 0, warnings: 0
|
61 |
|
|
file: ../../../sim/rtl_sim/src/verilog/oc8051_ram.v
|
62 |
|
|
module worklib.oc8051_ram:v
|
63 |
|
|
errors: 0, warnings: 0
|
64 |
|
|
file: ../../../rtl/verilog/oc8051_acc.v
|
65 |
|
|
module worklib.oc8051_acc:v
|
66 |
|
|
errors: 0, warnings: 0
|
67 |
|
|
file: ../../../rtl/verilog/oc8051_comp.v
|
68 |
|
|
module worklib.oc8051_comp:v
|
69 |
|
|
errors: 0, warnings: 0
|
70 |
|
|
file: ../../../rtl/verilog/oc8051_sp.v
|
71 |
|
|
module worklib.oc8051_sp:v
|
72 |
|
|
errors: 0, warnings: 0
|
73 |
|
|
file: ../../../sim/rtl_sim/src/verilog/oc8051_uart_test.v
|
74 |
|
|
module worklib.oc8051_uart_test:v
|
75 |
|
|
errors: 0, warnings: 0
|
76 |
|
|
file: ../../../sim/rtl_sim/src/verilog/oc8051_rom.v
|
77 |
|
|
module worklib.oc8051_rom:v
|
78 |
|
|
errors: 0, warnings: 0
|
79 |
|
|
file: ../../../rtl/verilog/oc8051_dptr.v
|
80 |
|
|
module worklib.oc8051_dptr:v
|
81 |
|
|
errors: 0, warnings: 0
|
82 |
|
|
file: ../../../rtl/verilog/oc8051_cy_select.v
|
83 |
|
|
module worklib.oc8051_cy_select:v
|
84 |
|
|
errors: 0, warnings: 0
|
85 |
|
|
file: ../../../rtl/verilog/oc8051_psw.v
|
86 |
|
|
module worklib.oc8051_psw:v
|
87 |
|
|
errors: 0, warnings: 0
|
88 |
|
|
file: ../../../rtl/verilog/oc8051_indi_addr.v
|
89 |
|
|
module worklib.oc8051_indi_addr:v
|
90 |
|
|
errors: 0, warnings: 0
|
91 |
|
|
file: ../../../rtl/verilog/oc8051_rom_addr_sel.v
|
92 |
|
|
module worklib.oc8051_rom_addr_sel:v
|
93 |
|
|
errors: 0, warnings: 0
|
94 |
|
|
file: ../../../rtl/verilog/oc8051_ext_addr_sel.v
|
95 |
|
|
module worklib.oc8051_ext_addr_sel:v
|
96 |
|
|
errors: 0, warnings: 0
|
97 |
|
|
file: ../../../rtl/verilog/oc8051_reg3.v
|
98 |
|
|
module worklib.oc8051_reg3:v
|
99 |
|
|
errors: 0, warnings: 0
|
100 |
|
|
file: ../../../rtl/verilog/oc8051_ram_sel.v
|
101 |
|
|
module worklib.oc8051_ram_sel:v
|
102 |
|
|
errors: 0, warnings: 0
|
103 |
|
|
file: ../../../rtl/verilog/oc8051_ports.v
|
104 |
|
|
module worklib.oc8051_ports:v
|
105 |
|
|
errors: 0, warnings: 0
|
106 |
|
|
file: ../../../rtl/verilog/oc8051_b_register.v
|
107 |
|
|
module worklib.oc8051_b_register:v
|
108 |
|
|
errors: 0, warnings: 0
|
109 |
|
|
file: ../../../rtl/verilog/oc8051_uart.v
|
110 |
|
|
module worklib.oc8051_uart:v
|
111 |
|
|
errors: 0, warnings: 0
|
112 |
|
|
file: ../../../rtl/verilog/oc8051_int.v
|
113 |
|
|
module worklib.oc0851_int:v
|
114 |
|
|
errors: 0, warnings: 0
|
115 |
|
|
file: ../../../rtl/verilog/oc8051_tc.v
|
116 |
|
|
module worklib.oc8051_tc:v
|
117 |
|
|
errors: 0, warnings: 0
|