OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [trunk/] [asm/] [hex/] [counter_test.hex] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 simont 
;
2 
        mov tcon, #0afh         ;
3 
        setb scon.0             ;
4 
        mov 7fh, #007h          ; error 7
5 
        mov a, #005h            ;
6 
        acall wait              ;
7 
        mov a, #01fh            ;
8 
        acall test              ;
9 
        mov 7fh, #008h          ; error 8
10 
        mov a, #005h            ;
11 
        acall test_tcon         ;
12 
 
13 
        mov p0, #001h           ;
14 
;
15 
; interrupt prioriti test
16 
;
17 
        mov b,#000h             ;
18 
        mov ie, #08fh           ;
19 
        mov ip, #003h           ;
20 
        mov 20, #00ch           ;
21 
        mov tcon, #0afh         ;
22 
        mov 7fh, #009h          ; error 9
23 
        mov a, #005h            ;
24 
        acall wait              ;
25 
        mov a, #00fh            ;
26 
        acall test              ;
27 
        mov 7fh, #00ah          ; error a
28 
        mov a, #005h            ;
29 
        acall test_tcon         ;
30 
 
31 
        mov b,#000h             ;
32 
        mov ip, #00ch           ;
33 
        mov 20, #003h           ;
34 
        mov tcon, #0afh         ;
35 
        mov 7fh, #00bh          ; error b
36 
        mov a, #005h            ;
37 
        acall wait              ;
38 
        mov a, #00fh            ;
39 
        acall test              ;
40 
        mov 7fh, #00ch          ; error c
41 
        mov a, #005h            ;
42 
        acall test_tcon         ;
43 
 
44 
        mov p0, #002h           ;
45 
 
46 
///
47 
/// created by oc8051 rom maker
48 
/// author: Simon Teran (simont@opencores.org)
49 
///
50 
/// source file: D:\tmp\asm\TEMP\r_bank.hex
51 
 
52 
/// time: 21:34:07
53 
 
54
55 
 
56
57 
parameter INT_ROM_WID= 7;
58
59 
input rst, clk;
60 
input [15:0] addr;
61 
output ea_int;
62 
output [7:0] data1, data2, data3;
63 
 
64 
reg [7:0] buff [65535:0];
65 
 
66
67 
wire ea;
68 
 
69 
assign ea = | addr[15:INT_ROM_WID];
70 
assign ea_int = ! ea;
71
72 
initial
73 
begin
74 
 
75 
      buff [i] = 8'h00;
76 
#2
77
78 
    buff [16'h00_00] = 8'h01;
79 
    buff [16'h00_01] = 8'h09;
80 
    buff [16'h00_02] = 8'h85;
81 
    buff [16'h00_03] = 8'hD0;
82 
    buff [16'h00_04] = 8'h90;
83 
    buff [16'h00_05] = 8'h00;
84 
    buff [16'h00_06] = 8'h00;
85 
    buff [16'h00_07] = 8'h01;
86 
    buff [16'h00_08] = 8'h05;
87 
    buff [16'h00_09] = 8'hE4;
88 
    buff [16'h00_0a] = 8'hF8;
89 
    buff [16'h00_0b] = 8'h7C;
90 
    buff [16'h00_0c] = 8'h40;
91 
    buff [16'h00_0d] = 8'h75;
92 
    buff [16'h00_0e] = 8'hD0;
93 
    buff [16'h00_0f] = 8'h08;
94 
    buff [16'h00_10] = 8'h78;
95 
    buff [16'h00_11] = 8'h01;
96 
    buff [16'h00_12] = 8'h7C;
97 
    buff [16'h00_13] = 8'h41;
98 
    buff [16'h00_14] = 8'h75;
99 
    buff [16'h00_15] = 8'hD0;
100 
    buff [16'h00_16] = 8'h10;
101 
    buff [16'h00_17] = 8'h78;
102 
    buff [16'h00_18] = 8'h02;
103 
    buff [16'h00_19] = 8'h7C;
104 
    buff [16'h00_1a] = 8'h42;
105 
    buff [16'h00_1b] = 8'h75;
106 
    buff [16'h00_1c] = 8'hD0;
107 
    buff [16'h00_1d] = 8'h18;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.