1 |
2 |
simont |
//////////////////////////////////////////////////////////////////////
|
2 |
|
|
//// ////
|
3 |
|
|
//// 8051 cores top level module ////
|
4 |
|
|
//// ////
|
5 |
|
|
//// This file is part of the 8051 cores project ////
|
6 |
|
|
//// http://www.opencores.org/cores/8051/ ////
|
7 |
|
|
//// ////
|
8 |
|
|
//// Description ////
|
9 |
|
|
//// 8051 definitions. ////
|
10 |
|
|
//// ////
|
11 |
|
|
//// To Do: ////
|
12 |
|
|
//// Interrupt prioriti register ////
|
13 |
|
|
//// timer/counter ////
|
14 |
|
|
//// serial port ////
|
15 |
|
|
//// ////
|
16 |
|
|
//// Author(s): ////
|
17 |
|
|
//// - Simon Teran, simont@opencores.org ////
|
18 |
|
|
//// ////
|
19 |
|
|
//////////////////////////////////////////////////////////////////////
|
20 |
|
|
//// ////
|
21 |
|
|
//// Copyright (C) 2000 Authors and OPENCORES.ORG ////
|
22 |
|
|
//// ////
|
23 |
|
|
//// This source file may be used and distributed without ////
|
24 |
|
|
//// restriction provided that this copyright statement is not ////
|
25 |
|
|
//// removed from the file and that any derivative work contains ////
|
26 |
|
|
//// the original copyright notice and the associated disclaimer. ////
|
27 |
|
|
//// ////
|
28 |
|
|
//// This source file is free software; you can redistribute it ////
|
29 |
|
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
30 |
|
|
//// Public License as published by the Free Software Foundation; ////
|
31 |
|
|
//// either version 2.1 of the License, or (at your option) any ////
|
32 |
|
|
//// later version. ////
|
33 |
|
|
//// ////
|
34 |
|
|
//// This source is distributed in the hope that it will be ////
|
35 |
|
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
36 |
|
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
37 |
|
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
38 |
|
|
//// details. ////
|
39 |
|
|
//// ////
|
40 |
|
|
//// You should have received a copy of the GNU Lesser General ////
|
41 |
|
|
//// Public License along with this source; if not, download it ////
|
42 |
|
|
//// from http://www.opencores.org/lgpl.shtml ////
|
43 |
|
|
//// ////
|
44 |
|
|
//////////////////////////////////////////////////////////////////////
|
45 |
|
|
//
|
46 |
|
|
// ver: 1
|
47 |
|
|
//
|
48 |
|
|
|
49 |
|
|
// synopsys translate_off
|
50 |
|
|
`include "oc8051_timescale.v"
|
51 |
|
|
// synopsys translate_on
|
52 |
|
|
|
53 |
|
|
|
54 |
|
|
module oc8051_top (rst, clk, int0, int1, ea, rom_addr, op1, op2, op3, data_in,
|
55 |
|
|
data_out, ext_addr, write, p0_in, p1_in, p2_in, p3_in, p0_out,
|
56 |
|
|
p1_out, p2_out, p3_out, rxd, txd, t0, t1);
|
57 |
|
|
//
|
58 |
|
|
// rst (in) reset - pin
|
59 |
|
|
// clk (in) clock - pin
|
60 |
|
|
// rom_addr (out) program rom addres (pin + internal)
|
61 |
|
|
// int0 (in) external interrupt 0
|
62 |
|
|
// int1 (in) external interrupt 1
|
63 |
|
|
// data_in (in) exteranal ram input
|
64 |
|
|
// data_out (out) exteranal ram output
|
65 |
|
|
// ext_addr (out) external address
|
66 |
|
|
// write (out) write to external ram
|
67 |
|
|
// p0_in, p1_in, p2_in, p3_in (in) port inputs
|
68 |
|
|
// p0_out, p1_out, p2_out, p3_out (out) port outputs
|
69 |
|
|
// rxd (in) receive
|
70 |
|
|
// txd (out) transmit
|
71 |
|
|
// t0, t1 (in) t/c external inputs
|
72 |
|
|
//
|
73 |
|
|
//
|
74 |
|
|
|
75 |
|
|
|
76 |
|
|
|
77 |
|
|
input rst, clk, int0, int1, ea, rxd, t0, t1;
|
78 |
|
|
input [7:0] data_in, p0_in, p1_in, p2_in, p3_in, op1, op2, op3;
|
79 |
|
|
|
80 |
|
|
output write, txd;
|
81 |
|
|
output [7:0] data_out, p0_out, p1_out, p2_out, p3_out;
|
82 |
|
|
//output [15:0] rom_addr, ext_addr;
|
83 |
|
|
output [15:0] ext_addr, rom_addr;
|
84 |
|
|
|
85 |
|
|
wire [7:0] op1_i, op2_i, op3_i, dptr_hi, dptr_lo, ri, data_out;
|
86 |
|
|
wire [7:0] acc, b_reg, p0_out, p1_out, p2_out, p3_out, uart, tc_out, int_out;
|
87 |
|
|
|
88 |
|
|
wire [15:0] rom_addr, pc, ext_addr;
|
89 |
|
|
|
90 |
|
|
//
|
91 |
|
|
// data output is always from accumulator
|
92 |
|
|
assign data_out = acc;
|
93 |
|
|
|
94 |
|
|
//
|
95 |
|
|
// ram_rd_sel ram read (internal)
|
96 |
|
|
// ram_wr_sel ram write (internal)
|
97 |
|
|
// src_sel1, src_sel2 from decoder to register
|
98 |
|
|
// imm_sel immediate select
|
99 |
|
|
wire [1:0] ram_rd_sel, src_sel1, src_sel2;
|
100 |
|
|
wire [2:0] ram_wr_sel, ram_wr_sel_r, imm_sel;
|
101 |
|
|
|
102 |
|
|
//
|
103 |
|
|
// wr_addr ram write addres
|
104 |
|
|
// ram_out data from ram
|
105 |
|
|
// sp stack pointer output
|
106 |
|
|
// rd_addr data ram read addres
|
107 |
|
|
// rd_addr_r data ram read addres registerd
|
108 |
|
|
wire [7:0] wr_addr, ram_data, ram_out, sp, rd_addr, rd_addr_r, ports_in;
|
109 |
|
|
|
110 |
|
|
|
111 |
|
|
//
|
112 |
|
|
// src_sel1_r, src_sel2_r src select, registred
|
113 |
|
|
// cy_sel carry select; from decoder to cy_selct1
|
114 |
|
|
// rom_addr_sel rom addres select; alu or pc
|
115 |
|
|
// ext_adddr_sel external addres select; data pointer or Ri
|
116 |
|
|
// write_p output from decoder; write to external ram, go to register;
|
117 |
|
|
wire [1:0] src_sel1_r, src_sel2_r, cy_sel, cy_sel_r;
|
118 |
|
|
wire src_sel3, src_sel3_r, rom_addr_sel, ext_addr_sel, write_p, rmw, ea_int;
|
119 |
|
|
|
120 |
|
|
//
|
121 |
|
|
// int_uart interrupt from uart
|
122 |
|
|
// tf0 interrupt from t/c 0
|
123 |
|
|
// tf1 interrupt from t/c 1
|
124 |
|
|
// tr0 timer 0 run
|
125 |
|
|
// tr1 timer 1 run
|
126 |
|
|
wire int_uart, tf0, tf1, tr0, tr1, reti, int, ack;
|
127 |
|
|
wire [7:0] int_src;
|
128 |
|
|
|
129 |
|
|
//
|
130 |
|
|
//alu_op alu operation (from decoder)
|
131 |
|
|
//alu_op_r alu operation (registerd)
|
132 |
|
|
//psw_set write to psw or not; from decoder to psw (through register)
|
133 |
|
|
wire [3:0] alu_op, alu_op_r; wire [1:0] psw_set, psw_set_r;
|
134 |
|
|
|
135 |
|
|
//
|
136 |
|
|
// immediate1, immediate1_r from imediate_sel1 to alu_src1_sel1
|
137 |
|
|
// immediate2, immediate2_r from imediate_sel1 to alu_src2_sel1
|
138 |
|
|
// src1. src2, src2 alu sources
|
139 |
|
|
// des2, des2 alu destinations
|
140 |
|
|
// des1_r destination 1 registerd (to comp1)
|
141 |
|
|
// psw output from psw
|
142 |
|
|
// desCy carry out
|
143 |
|
|
// desAc
|
144 |
|
|
// desOv overflow
|
145 |
|
|
// wr, wr_r write to data ram
|
146 |
|
|
wire [7:0] src1, src2, src3, des1, des2, des1_r, psw;
|
147 |
|
|
wire desCy, desAc, desOv, alu_cy, wr, wr_r;
|
148 |
|
|
wire [7:0] immediate1, immediate1_r, immediate2, immediate2_r;
|
149 |
|
|
|
150 |
|
|
|
151 |
|
|
//
|
152 |
|
|
// rd read program rom
|
153 |
|
|
// pc_wr_sel program counter write select (from decoder to pc)
|
154 |
|
|
wire rd;
|
155 |
|
|
wire [1:0] pc_wr_sel;
|
156 |
|
|
|
157 |
|
|
//
|
158 |
|
|
// op1_n from op_select to decoder
|
159 |
|
|
// op2_n, op2_nr output of op_select, to immediate_sel1, pc1, comp1
|
160 |
|
|
// op3_n, output of op_select, to immediate_sel1, ram_wr_sel1
|
161 |
|
|
// op2_dr, output of op_select, to ram_rd_sel1, ram_wr_sel1
|
162 |
|
|
wire [7:0] op1_n, op2_n, op2_dr, op3_n, op2_nr, pc_hi_r;
|
163 |
|
|
wire [7:0] sp_r, op2_dr_r, ri_r, op3_nr;
|
164 |
|
|
wire [2:0] op1_r;
|
165 |
|
|
|
166 |
|
|
//
|
167 |
|
|
// comp_sel select source1 and source2 to compare
|
168 |
|
|
// eq result (from comp1 to decoder)
|
169 |
|
|
// wad2, wad2_r write to accumulator from destination 2
|
170 |
|
|
wire [2:0] comp_sel;
|
171 |
|
|
wire eq, wad2, wad2_r;
|
172 |
|
|
|
173 |
|
|
|
174 |
|
|
//
|
175 |
|
|
// bit_addr bit addresable instruction
|
176 |
|
|
// bit_data bit data from ram to ram_select
|
177 |
|
|
// bit_out bit data from ram_select to alu and cy_select
|
178 |
|
|
wire bit_addr, bit_data, bit_out, bit_addr_r;
|
179 |
|
|
|
180 |
|
|
//
|
181 |
|
|
// p parity from accumulator to psw
|
182 |
|
|
wire p;
|
183 |
|
|
wire b_bit, acc_bit, psw_bit, int_bit, port_bit, uart_bit;
|
184 |
|
|
|
185 |
|
|
|
186 |
|
|
//
|
187 |
|
|
//registers
|
188 |
|
|
oc8051_reg8 oc8051_reg8_pc_hi(.clk(clk), .rst(rst), .in(pc[15:8]), .out(pc_hi_r));
|
189 |
|
|
oc8051_reg1 oc8051_reg1_write(.clk(clk), .rst(rst), .in(write_p), .out(write));
|
190 |
|
|
|
191 |
|
|
oc8051_reg2 oc8051_reg2_src_sel1(.clk(clk), .rst(rst), .in(src_sel1), .out(src_sel1_r));
|
192 |
|
|
oc8051_reg2 oc8051_reg2_src_sel2(.clk(clk), .rst(rst), .in(src_sel2), .out(src_sel2_r));
|
193 |
|
|
oc8051_reg1 oc8051_reg1_sre_sel3(.clk(clk), .rst(rst), .in(src_sel3), .out(src_sel3_r));
|
194 |
|
|
|
195 |
|
|
oc8051_reg1 oc8051_reg1_wr (.clk(clk), .rst(rst), .in(wr), .out(wr_r));
|
196 |
|
|
//oc8051_reg8 oc8051_reg8_wr_addr (.clk(clk), .rst(rst), .in(wr_addr1), .out(wr_addr_r));
|
197 |
|
|
oc8051_reg3 oc8051_reg3_wr_sel(.clk(clk), .rst(rst), .in(ram_wr_sel), .out(ram_wr_sel_r));
|
198 |
|
|
oc8051_reg8 oc8051_reg8_ram_op(.clk(clk), .rst(rst), .in(op2_n), .out(op2_nr));
|
199 |
|
|
oc8051_reg8 oc8051_reg8_sp(.clk(clk), .rst(rst), .in(sp), .out(sp_r));
|
200 |
|
|
oc8051_reg3 oc8051_reg3_op1(.clk(clk), .rst(rst), .in(op1_n[2:0]), .out(op1_r));
|
201 |
|
|
oc8051_reg8 oc8051_reg8_op2(.clk(clk), .rst(rst), .in(op2_dr), .out(op2_dr_r));
|
202 |
|
|
oc8051_reg8 oc8051_reg8_ri(.clk(clk), .rst(rst), .in(ri), .out(ri_r));
|
203 |
|
|
oc8051_reg8 oc8051_reg8_op3(.clk(clk), .rst(rst), .in(op3_n), .out(op3_nr));
|
204 |
|
|
//oc8051_reg5 oc8051_reg5_rn(.clk(clk), .rst(rst), .in({psw[4:3], op1_n[2:0]}), .out(rn_r));
|
205 |
|
|
|
206 |
|
|
oc8051_reg4 oc8051_reg4_alu_op(.clk(clk), .rst(rst), .in(alu_op), .out(alu_op_r));
|
207 |
|
|
|
208 |
|
|
oc8051_reg8 oc8051_reg8_imm1(.clk(clk), .rst(rst), .in(immediate1), .out(immediate1_r));
|
209 |
|
|
oc8051_reg8 oc8051_reg8_imm2(.clk(clk), .rst(rst), .in(immediate2), .out(immediate2_r));
|
210 |
|
|
oc8051_reg1 oc8051_reg1_bit_addr(.clk(clk), .rst(rst), .in(bit_addr), .out(bit_addr_r));
|
211 |
|
|
|
212 |
|
|
oc8051_reg1 oc8051_reg1_wad2(.clk(clk), .rst(rst), .in(wad2), .out(wad2_r));
|
213 |
|
|
oc8051_reg8 oc8051_reg8_des1(.clk(clk), .rst(rst), .in(des1), .out(des1_r));
|
214 |
|
|
oc8051_reg2 oc8051_reg2_cy(.clk(clk), .rst(rst), .in(cy_sel), .out(cy_sel_r));
|
215 |
|
|
oc8051_reg2 oc8051_psw_reg (.clk(clk), .rst(rst), .in(psw_set), .out(psw_set_r));
|
216 |
|
|
//oc8051_reg8 oc8051_op2_dr_reg (.clk(clk), .rst(rst), .in(op2_dr), .out(op2_dr_r));
|
217 |
|
|
oc8051_reg8 oc8051_reg8_rd_ram (.clk(clk), .rst(rst), .in(rd_addr), .out(rd_addr_r));
|
218 |
|
|
|
219 |
|
|
//
|
220 |
|
|
//program counter
|
221 |
|
|
oc8051_pc oc8051_pc1(.rst(rst), .clk(clk), .pc_out(pc), .alu({des2,des1}),
|
222 |
|
|
.pc_wr_sel(pc_wr_sel), .op1(op1_n), .op2(op2_n), .op3(op3_n), .wr(pc_wr),
|
223 |
|
|
.rd(rd), .int(int));
|
224 |
|
|
|
225 |
|
|
//
|
226 |
|
|
// decoder
|
227 |
|
|
oc8051_decoder oc8051_decoder1(.clk(clk), .rst(rst), .op_in(op1_n), .ram_rd_sel(ram_rd_sel),
|
228 |
|
|
.ram_wr_sel(ram_wr_sel), .bit_addr(bit_addr), .src_sel1(src_sel1),
|
229 |
|
|
.src_sel2(src_sel2), .src_sel3(src_sel3), .alu_op(alu_op), .psw_set(psw_set),
|
230 |
|
|
.imm_sel(imm_sel), .cy_sel(cy_sel), .wr(wr), .pc_wr(pc_wr), .pc_sel(pc_wr_sel),
|
231 |
|
|
.comp_sel(comp_sel), .eq(eq), .rom_addr_sel(rom_addr_sel), .ext_addr_sel(ext_addr_sel),
|
232 |
|
|
.wad2(wad2), .rd(rd), .write_x(write_p), .reti(reti), .rmw(rmw));
|
233 |
|
|
|
234 |
|
|
|
235 |
|
|
|
236 |
|
|
//
|
237 |
|
|
// ram red and ram write select
|
238 |
|
|
oc8051_ram_rd_sel oc8051_ram_rd_sel1 (.sel(ram_rd_sel), .sp(sp), .ri(ri),
|
239 |
|
|
.rn({psw[4:3], op1_n[2:0]}), .imm(op2_dr), .out(rd_addr));
|
240 |
|
|
|
241 |
|
|
oc8051_ram_wr_sel oc8051_ram_wr_sel1 (.sel(ram_wr_sel_r), .sp(sp_r),
|
242 |
|
|
.rn({psw[4:3], op1_r}), .imm(op2_dr_r), .ri(ri_r), .imm2(op3_nr), .out(wr_addr));
|
243 |
|
|
|
244 |
|
|
|
245 |
|
|
//
|
246 |
|
|
//alu
|
247 |
|
|
oc8051_alu oc8051_alu1(.op_code(alu_op_r), .src1(src1), .src2(src2), .src3(src3),
|
248 |
|
|
.srcCy(alu_cy), .srcAc(psw[6]), .des1(des1), .des2(des2), .desCy(desCy),
|
249 |
|
|
.desAc(desAc), .desOv(desOv), .bit_in(bit_out));
|
250 |
|
|
|
251 |
|
|
|
252 |
|
|
//
|
253 |
|
|
//
|
254 |
|
|
oc8051_immediate_sel oc8051_immediate_sel1(.sel(imm_sel), .op1(op1_n), .op2(op2_n),
|
255 |
|
|
.op3(op3_n), .pch(pc_hi_r), .pcl(pc[7:0]), .out1(immediate1), .out2(immediate2));
|
256 |
|
|
|
257 |
|
|
//
|
258 |
|
|
//data ram
|
259 |
|
|
oc8051_ram_top oc8051_ram_top1(.clk(clk), .rst(rst), .rd_addr(rd_addr), .rd_data(ram_data),
|
260 |
|
|
.wr_addr(wr_addr), .bit_addr(bit_addr), .wr_data(des1), .wr(wr_r),
|
261 |
|
|
.bit_data_in(desCy), .bit_data_out(bit_data));
|
262 |
|
|
|
263 |
|
|
//
|
264 |
|
|
//
|
265 |
|
|
oc8051_acc oc8051_acc1(.clk(clk), .rst(rst), .bit_in(desCy), .data_in(des1),
|
266 |
|
|
.data2_in(des2), .wr(wr_r), .wr_bit(bit_addr_r), .wad2(wad2_r),
|
267 |
|
|
.wr_addr(wr_addr), .rd_addr(rd_addr[2:0]), .data_out(acc), .bit_out(acc_bit), .p(p));
|
268 |
|
|
|
269 |
|
|
|
270 |
|
|
//
|
271 |
|
|
//
|
272 |
|
|
oc8051_b_register oc8051_b_register (.clk(clk), .rst(rst), .bit_in(desCy), .bit_out(b_bit), .data_in(des1),
|
273 |
|
|
.wr(wr_r), .wr_bit(bit_addr_r), .wr_addr(wr_addr), .rd_addr(rd_addr[2:0]), .data_out(b_reg));
|
274 |
|
|
|
275 |
|
|
//
|
276 |
|
|
//
|
277 |
|
|
oc8051_alu_src1_sel oc8051_alu_src1_sel1(.sel(src_sel1_r), .immediate(immediate1_r),
|
278 |
|
|
.acc(acc), .ram(ram_out), .ext(data_in), .des(src1));
|
279 |
|
|
oc8051_alu_src2_sel oc8051_alu_src2_sel1(.sel(src_sel2_r), .immediate(immediate2_r),
|
280 |
|
|
.acc(acc), .ram(ram_out), .des(src2));
|
281 |
|
|
oc8051_alu_src3_sel oc8051_alu_src3_sel1(.sel(src_sel3_r), .pc(pc_hi_r),
|
282 |
|
|
.dptr(dptr_hi), .out(src3));
|
283 |
|
|
|
284 |
|
|
//
|
285 |
|
|
//
|
286 |
|
|
oc8051_comp oc8051_comp1(.sel(comp_sel), .eq(eq), .b_in(bit_out), .cy(psw[7]), .acc(acc),
|
287 |
|
|
.ram(ram_out), .op2(op2_nr), .des(des1_r));
|
288 |
|
|
|
289 |
|
|
//
|
290 |
|
|
//stack pointer
|
291 |
|
|
oc8051_sp oc8051_sp1(.clk(clk), .rst(rst), .ram_rd_sel(ram_rd_sel), .ram_wr_sel(ram_wr_sel),
|
292 |
|
|
.wr_addr(wr_addr), .wr(wr_r), .wr_bit(bit_addr_r), .data_in(des1),
|
293 |
|
|
.data_out(sp));
|
294 |
|
|
|
295 |
|
|
//
|
296 |
|
|
//program rom
|
297 |
|
|
oc8051_rom oc8051_rom1(.rst(rst), .clk(clk), .ea_int(ea_int), .addr(rom_addr),
|
298 |
|
|
.data1(op1_i), .data2(op2_i), .data3(op3_i));
|
299 |
|
|
|
300 |
|
|
//
|
301 |
|
|
//data pointer
|
302 |
|
|
oc8051_dptr oc8051_dptr1(.clk(clk), .rst(rst), .addr(wr_addr), .data_in(des1),
|
303 |
|
|
.data2_in(des2), .wr(wr_r), .wr_bit(bit_addr_r), .wd2(ram_wr_sel_r),
|
304 |
|
|
.data_hi(dptr_hi), .data_lo(dptr_lo));
|
305 |
|
|
|
306 |
|
|
//
|
307 |
|
|
//
|
308 |
|
|
oc8051_cy_select oc8051_cy_select1(.cy_sel(cy_sel_r), .cy_in(psw[7]), .data_in(bit_out),
|
309 |
|
|
.data_out(alu_cy));
|
310 |
|
|
|
311 |
|
|
//
|
312 |
|
|
//program status word
|
313 |
|
|
oc8051_psw oc8051_psw1 (.clk(clk), .rst(rst), .wr_addr(wr_addr), .rd_addr(rd_addr[2:0]), .data_in(des1), .wr(wr_r),
|
314 |
|
|
.wr_bit(bit_addr_r), .data_out(psw), .bit_out(psw_bit), .p(p), .cy_in(desCy),
|
315 |
|
|
.ac_in(desAc), .ov_in(desOv), .set(psw_set_r));
|
316 |
|
|
|
317 |
|
|
//
|
318 |
|
|
//
|
319 |
|
|
oc8051_indi_addr oc8051_indi_addr1 (.clk(clk), .rst(rst), .addr(wr_addr), .data_in(des1),
|
320 |
|
|
.wr(wr_r), .wr_bit(bit_addr_r), .data_out(ri), .sel(op1_n[0]),
|
321 |
|
|
.bank(psw[4:3]));
|
322 |
|
|
|
323 |
|
|
//
|
324 |
|
|
//
|
325 |
|
|
oc8051_rom_addr_sel oc8051_rom_addr_sel1(.rst(rst), .clk(clk), .select(rom_addr_sel),
|
326 |
|
|
.des1(des1), .des2(des2), .pc(pc), .out_addr(rom_addr));
|
327 |
|
|
|
328 |
|
|
//
|
329 |
|
|
//
|
330 |
|
|
oc8051_ext_addr_sel oc8051_ext_addr_sel1(.clk(clk), .select(ext_addr_sel), .write(write_p),
|
331 |
|
|
.dptr_hi(dptr_hi), .dptr_lo(dptr_lo), .ri(ri), .addr_out(ext_addr));
|
332 |
|
|
|
333 |
|
|
//
|
334 |
|
|
//
|
335 |
|
|
oc8051_ram_sel oc8051_ram_sel1(.addr(rd_addr_r), .bit_in(bit_data), .in_ram(ram_data),
|
336 |
|
|
.psw(psw), .acc(acc), .dptr_hi(dptr_hi), .ports_in(ports_in), .sp(sp),
|
337 |
|
|
.b_reg(b_reg), .uart(uart), .int(int_out), .tc(tc_out), .b_bit(b_bit),
|
338 |
|
|
.acc_bit(acc_bit), .psw_bit(psw_bit), .int_bit(int_bit), .port_bit(port_bit),
|
339 |
|
|
.uart_bit(uart_bit), .bit_out(bit_out), .out_data(ram_out));
|
340 |
|
|
|
341 |
|
|
//
|
342 |
|
|
//
|
343 |
|
|
oc8051_ports oc8051_ports1(.clk(clk), .rst(rst), .bit_in(desCy), .data_in(des1), .wr(wr_r),
|
344 |
|
|
.wr_bit(bit_addr_r), .wr_addr(wr_addr), .rd_addr(rd_addr), .rmw(rmw),
|
345 |
|
|
.data_out(ports_in), .bit_out(port_bit), .p0_out(p0_out), .p1_out(p1_out), .p2_out(p2_out),
|
346 |
|
|
.p3_out(p3_out), .p0_in(p0_in), .p1_in(p1_in), .p2_in(p2_in), .p3_in(p3_in));
|
347 |
|
|
|
348 |
|
|
//
|
349 |
|
|
//
|
350 |
|
|
oc8051_op_select oc8051_op_select1(.clk(clk), .rst(rst), .ea(ea), .ea_int(ea_int), .op1_i(op1_i),
|
351 |
|
|
.op2_i(op2_i), .op3_i(op3_i), .op1_x(op1), .op2_x(op2), .op3_x(op3),
|
352 |
|
|
.op1_out(op1_n), .op2_out(op2_n), .op2_direct(op2_dr), .op3_out(op3_n),
|
353 |
|
|
.int(int), .int_v(int_src), .rd(rd), .ack(ack));
|
354 |
|
|
|
355 |
|
|
//
|
356 |
|
|
// serial interface
|
357 |
|
|
oc8051_uart oc8051_uatr1 (.clk(clk), .rst(rst), .bit_in(desCy), .rd_addr(rd_addr),
|
358 |
|
|
.data_in(des1), .wr(wr_r), .wr_bit(bit_addr_r), .wr_addr(wr_addr),
|
359 |
|
|
.data_out(uart), .bit_out(uart_bit), .rxd(rxd), .txd(txd), .int(int_uart), .t1_ow(tf1));
|
360 |
|
|
|
361 |
|
|
|
362 |
|
|
oc0851_int oc8051_int1(.clk(clk), .rst(rst), .wr_addr(wr_addr), .rd_addr(rd_addr), .bit_in(desCy), .ack(ack),
|
363 |
|
|
.int(int), .data_in(des1), .data_out(int_out), .bit_out(int_bit), .wr(wr_r), .wr_bit(bit_addr_r), .tf0(tf0), .tf1(tf1),
|
364 |
|
|
.ie0(int0), .ie1(int1), .reti(reti), .int_vec(int_src), .tr0(tr0), .tr1(tr1), .uart(int_uart));
|
365 |
|
|
|
366 |
|
|
oc8051_tc oc8051_tc1(.clk(clk), .rst(rst), .wr_addr(wr_addr), .rd_addr(rd_addr),
|
367 |
|
|
.data_in(des1), .wr(wr_r), .wr_bit(bit_addr_r), .ie0(int0), .ie1(int1), .tr0(tr0),
|
368 |
|
|
.tr1(tr1), .t0(t0), .t1(t1), .data_out(tc_out), .tf0(tf0), .tf1(tf1));
|
369 |
|
|
|
370 |
|
|
endmodule
|